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Erster Gutachter: Prof. Dr. Jörg Henkel
Karlsruher Instituts für Technologie (KIT)
Zweiter Gutachter: Prof. Dr. Montserrat Nafria Maqueda
Universitat Autonoma de Barcelona (UAB)

Acknowledgements
First and foremost, I would like to express my immeasurable appreciation and sincere
gratitude to my advisor Prof. Dr. Jörg Henkel for his unprecedented guidance, enthusi-
astic encouragement and invaluable critiques. He gave me the complete freedom, while
constructively challenging me, to explore various research issues. He has been always
there to strongly stimulate me, give me invaluable advice, listen to me, and recover when
my steps faltered. His patience and encouragement indeed helped me overcome many
obstacles towards finishing this work and, more importantly, his careful feedback helped
me sort out the technical details of my research.
Last but not least, the enjoyable work environment, that Prof. Henkel creates at the
CES, made me believe in his wonderful perspective which says “research is always fun”.
I would also like to extend my deepest gratitude to Prof. Dr. Montserrat Nafria for
accepting to be my co-examiner and providing erudite feedback. I have been amazingly
fortunate to have a collaboration with her. Without the invaluable and very fruitful
discussions with her and with her research group, especially Dr. Javier Martin-Martinez,
this work would surely not have been what it became.
Special thanks go to my colleague and friend Victor van Santen. The in-depth technical
discussions with him played an important role in improving the quality of this work. I
also want to present my thanks to Thomas Ebi. I am indebted to him for his support
during my work. I am also thankful to Lars Bauer and Volker Wenzel for the numerous
technical discussions that helped me improve my knowledge in the topic area.
Furthermore, I would like to express my deep thankful to Talal Bonny who introduced
me to Prof. Henkel. Without his advice and support, at the early stage of my Ph.D.,
my success in this work would have been exceptionally difficult. I would also like to
thank to my colleagues and friends Janmartin Jahn, Sammer Srouji, Artjom Grudnitsky,
Fazal Hameed and all other members of the Chair for Embedded Systems (CES) for
their support, friendship, and advice. I also want to thank all my students whom I
supervised in the scope of this thesis. Additionally, I want to thank Martin Buchty and
the secretaries for their essential work at our institute.
I also had the honor to participate at the priority program (SPP 1500) from the German
Research Foundation (DFG) about Dependable Embedded Systems. The presentations
from a wide range of research groups helped me understand my topic area better.
I am deeply indebted to my parents (Asaad and Thanaa) for their guidance, unlimited
love, and encouragement. They always believed in me and gave me the inspiration to
apply and complete my Ph.D. journey. They have been a constant source of support,
love and strength, not only during my Ph.D., but indeed since ever. I am also grateful
to my brother Fadi who gives me the correct advice at the correct moment. I am also
grateful to my father-in-law, Khaldoun Azrak, who encouraged me throughout all the
stages of my Ph.D. His faith in me always pushed me ahead.
Finally and undoubtedly, none of this would have been possible without the support of
my wife, Rama, who was extraordinary patient during my Ph.D studies. I would like to
express my utmost heartfelt gratitude to her.




“Hard Work is Rewarded.” Jörg Henkel
Email conversation after the acceptance notification of TCAD, 23rd
November 2013

List of Own Publications
Included in This Thesis
Transactions/Journals (blind peer reviewed)
[1] H. Amrouch, T. Ebi, and J. Henkel, “RESI: Register-Embedded Self-Immunity for
Reliability Enhancement,” Computer-Aided Design of Integrated Circuits and Sys-
tems (TCAD), IEEE Transactions on, vol. 33, no. 5, pp. 677–690, May 2014.
Conferences (double-blind/blind peer reviewed)
[2] H. Amrouch, J. Martin-Martinez, V. van Santen, M. Moras, R. Rodriguez, M. Nafria,
and J. Henkel, “Connecting the Physical and Application Level Towards Grasp-
ing Aging Effects,” in Reliability Physics Symposium (IRPS), IEEE International
Conference on, April 2015, pp. 3D. 1.1–3D. 1.8.
[3] H. Amrouch and J. Henkel, “Lucid Infrared Thermography of Thermally-Constrained
Processors,” in Low Power Electronics and Design (ISLPED), IEEE/ACM Inter-
national Symposium on, July, 2015, pp. 347–352.
[4] H. Amrouch, V. van Santen, T. Ebi, V. Wenzel, and J. Henkel, “Towards Interdepen-
dencies of Aging Mechanisms,” in Computer-Aided Design (ICCAD), IEEE/ACM
International Conference on, November 2014, pp. 478–485.
[5] H. Amrouch, T. Ebi, and J. Henkel, “Stress Balancing to Mitigate NBTI Effects in
Register Files,” in Dependable Systems and Networks (DSN), 43rd Annual IEEE/I-
FIP International Conference on, June 2013, pp. 1–10.
[6] H. Amrouch, T. Ebi, J. Schneider, S. Parameswaran, and J. Henkel, “Analyzing the
Thermal Hotspots in FPGA-based Embedded Systems,” in Field Programmable
Logic and Applications (FPL), 23rd International Conference on, September 2013,
pp. 1–4.
[7] H. Amrouch and J. Henkel, “Self-Immunity Technique to Improve Register file In-
tegrity against Soft Errors,” in VLSI Design (VLSI Design), 24th International
Conference on, Jan 2011, pp. 189–194.
vii

List of Other Publications
Publications That Employed the Developed Thermal Setup
in the Scope of This Thesis
[8] T. Ebi, H. Amrouch, and J. Henkel, “COOL: Control-based Optimization of Load-
Balancing for Thermal Behavior,” in Proceedings of the 8th IEEE/ACM/IFIP
International Conference on Hardware/ Software Codesign and System Synthesis,
October 2012, pp. 255–264.
[9] D. Palomino, M. Shafique, H. Amrouch, A. Susin, and J. Henkel, “HevcDTM:
Application-Driven Dynamic Thermal Management for High Efficiency Video Cod-
ing,” in Design, Automation and Test in Europe Conference and Exhibition (DATE),
March 2014, pp. 1–4.
[10] H. Khdr, T. Ebi, M. Shafique, H. Amrouch, and J. Henkel, “mDTM: Multi-
Objective Dynamic Thermal Management for On-Chip Systems,” in Design, Au-
tomation and Test in Europe Conference and Exhibition (DATE), March 2014, pp.
1–6.
[11] A. Amouri, H. Amrouch, T. Ebi, J. Henkel, and M. Tahoori, “Accurate Thermal-
Profile Estimation and Validation for FPGA-Mapped Circuits,” in Field-Programmable
Custom Computing Machines (FCCM), IEEE 21st Annual International Sympo-
sium on, April 2013, pp. 57–60.
Received European Network of Excellence on High Performance and Embedded
Architecture and Compilation (HiPEAC) Paper Award.
Invited Papers
[12] J. Henkel, T. Ebi, H. Amrouch, and H. Khdr, “Thermal Management for Depend-
able On-chip Systems,” in Design Automation Conference (ASP-DAC), 18th Asia




Collaborations in the Scope of
This Thesis
[C1] Dr. Javier Martin-Martinez and Prof. Montserrat Nafria from the Reliability of
Electron Devices and Circuits group (REDEC) within the Electronic Engineering
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Abstract
Advances in technology have paved the way for making embedded on-chip systems ubiq-
uitous in our daily life. Unfortunately, compared to previous generations, the current
so-called nano-CMOS era introduces reliability challenges at an increased pace. As a
matter of fact, technology scaling is reaching its limits where certain aspects endanger
the correct functionality of hardware/software on-chip systems. They have been enu-
merated by the International Technology Roadmap for Semiconductors (ITRS) [32]. Of
these aspects, soft errors and aging effects are at the forefront and thus there is an
indispensable need to increase the reliability of on-chip systems with respect to them.
Aging effects, for instance, are caused by various physical phenomena such as Negative
Bias Temperature Instability (NBTI), Positive Bias Temperature Instability (PBTI) and
Hot Carrier Induced Degradation (HCID) etc. These phenomena simultaneously occur
within the gate dielectric of a transistor where their induced effects alter the electrical
characteristics of transistors (e.g., Threshold Voltage (VTH)). Particularly, when dealing
with structure sizes in the deep nano scale, even small changes may have a significant im-
pact on transistors behavior, making them unreliably operate. Additionally, soft errors
– due to energetic particles such as neutrons – also jeopardize the reliability of on-chip
systems as they may cause spurious bit flips that influence the applications correctness.
This holds even more when operating the circuits at lower voltages as the difference be-
tween supply and threshold voltages becomes narrower leading to smaller safety margins
(i.e. even few particle-induced charges can disturb the transistor’s reliability). Despite
the fact that both aging effects and soft errors originate from the physical level (i.e. un-
derlying hardware), they are spatially and temporally driven by the running workloads
(i.e. software) at the system level. Importantly, they may propagate through different
levels, from the physical up to the system level, to finally have a deleterious impact there
and jeopardize the reliability of the entire on-chip system. The rise in susceptibility to
both aging effects and soft errors makes the register file within on-chip systems one of
the important concerns when it comes to reliability. The key reason behind this is its
high utilization (very often accessed) that allows faults induced by aging effects and/or
soft errors to spread from there throughout the entire on-chip system. Therefore, mit-
igating the deleterious effects of aging and soft errors within register files is imperative
to maintain a reliable operation of on-chip systems during their lifetime. On the other
hand, technology scaling has also increased on-chip power densities making current and
upcoming chips thermally constrained due to the negative impact of elevated temper-
atures on reliability (e.g., an increase in the chip’s temperature contributes to faster
transistor aging). Therefore, accurately exploring the thermal characteristics of chips
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is fundamental to correctly estimating their reliability and it is also a prerequisite for
developing reliability-aware hardware/software techniques. For that purpose, Infrared
(IR) camera-based thermal measurement setups have been deployed. As it is inevitable,
in such setups, to remove the IR-opaque cooling (i.e. packaging, heat sink, etc.) dur-
ing measurements, the majority of state-of-the-art employs a coolant oil to prevent the
chip from overheating. The problem is that several aspects like thermal convection may
interfere with the measured IR radiation resulting in equivocal IR images. Thus, the
accuracy is decreased in a way that leads to incorrectly estimating reliability.
This thesis investigates the challenge of providing an abstracted, yet sufficiently accurate
reliability estimation along with proposing novel techniques to increase the reliability
of register files of embedded on-chip systems against aging effects and soft errors. It
also introduces a novel thermal measurement setup that perspicuously captures the IR
emissions of chips, i.e. without adding any layer on top of the measured chip.
The most important techniques, that are developed within this thesis, are as follows:
• Abstracting the various degradations induced by multiple simultaneous aging phe-
nomena towards a probabilistic fault analysis that has a meaningful interpretation
of reliability at the system level. Through the proposed abstraction, it becomes ev-
ident that targeting only one kind of failures induced by aging tied to a single aging
phenomenon results in a non-negligible (up to 70%) reliability underestimation.
• Analysis of the aging stress that is induced by a wide range of applications shows
that aging stress in different registers needs to be tackled using different strategies
corresponding to their access patterns. For that purpose, a new technique called
Register-Internal Stress Balancing (RISB) is proposed to selectively increase the
resiliency of individual registers against aging effects.
• Register file analysis shows that some register bits are not continuously used to
represent a value stored within a register. Based on that observation, a new
technique called RESI is introduced that exploits the unused bits within registers
to increase their resiliency against soft errors.
• Towards lucid IR thermography of processors, a novel Rear-side Thermoelectric-
based IR Thermography (RAMA) technique is presented which was developed to
protect multi-core chips during measurements. Unlike state-of-the-art, it allows
the camera to perspicuously capture the IR emissions as no additional layer in
between impedes the radiation.
Evaluations of the RISB and RESI techniques are conducted through simulations and
partially through implementations on an FPGA platform. Additionally, the RAMA
technique is applied to actual multi-core chips. On average, RISB increases the reliability
of the register file with respect to aging effects by 19% compared to state-of-the-art.
On the other hand, RESI increases the resiliency of the register file against Multiple
Bit Upsets (MBUs) by 97% resulting in a high system fault coverage under various
scenarios. The achieved result is 63% better compared to state-of-the-art. Finally, the
investigation of the thermal characteristics of Intel 22 nm octa-core processor through our
RAMA technique demonstrates how state-of-the-art inaccurate thermal analysis leads
to incorrectly estimating reliability in multi facets.
Zusammenfassung der Arbeit
Technologische Fortschritte haben dazu geführt, dass eingebettete On-chip Systeme all-
gegenwärtig in unserem täglichen Leben zu finden sind. Allerdings steigen die An-
forderungen an die Verlässlichkeit der Chips in dieser sogenannten nano-CMOS Ära
schneller als in vergangenen Generationen. Die Skalierung der Integrationsgrößen erre-
icht die physikalischen Grenzen der korrekten Funktionsfähigkeit von On-chip Systemen.
Diese Aspekte sind in der International Technology Roadmap for Semiconductors (ITRS)
aufgezählt [25]. “Soft Errors” und Alterungseffekte sind hierbei besonders im Vorder-
grund, weshalb eine dringende Notwendigkeit entsteht, die Zuverlässigkeit von On-chip
Systemen durch die Inangriffnahme dieser Effekte zu steigern.
Alterungseffekte werden beispielsweise durch unterschiedliche physikalische Phänomene
wie “Negative Bias Temperature Instability (NBTI)”, “Positive Bias Temperature In-
stability (PBTI)” und “Hot Carrier Induced Degradation (HCID)” verursacht. Diese
Phänomene entstehen simultan innerhalb des Gate-Dielektrikums eines Transistors und
verursachen eine Veränderung der elektrischen Eigenschaften des Transistors (z.B. der
Spannungsschwellwert (VTH)). Insbesondere bei Strukturgrößen der sogenannten “deep
nano”-Größe können auch kleine Änderungen großen Einfluss auf das Verhalten der
Transistoren haben, was dazu führt, dass diese nicht mehr verlässlich arbeiten.
Zusätzlich wird die Verlässlichkeit von On-chip Systemen durch “Soft Errors” eingeschränkt,
die durch hochenergetische Teilchenstrahlung wie z.B. durch Neutronenstrahlung verur-
sacht werden. Diese können zum Beispiel zum “Umkippen” von Bits führen, was
die Korrektheit von Anwendungen beeinträchtigen kann. Dies trifft insbesondere auf
Schaltkreise zu, die bei niedrigen Spannungen betrieben werden, da die Differenz zwis-
chen Versorgungsspannung und dem Spannungsschwellwert sinkt, was zu kleineren Sicher-
heitsabständen führt. Daher können bereits kleine, durch Partikel induzierte Spannun-
gen, die Verlässlichkeit eines Transistors beeinträchtigen. Obwohl sowohl Alterungsef-
fekte wie auch “Soft Errors” auf der physikalischen Ebene (nämlich in der Hardware)
verursacht werden, werden ihr Auftreten sowohl örtlich wie auch zeitlich durch die Ar-
beitslast auf Systemebene (der Software) beeinflusst. Sie können sich durch die unter-
schiedlichen Ebenen von der physikalischen Ebene bis hoch zur Systemebene propagieren,
wo sie sich schließlich in Fehlern manifestieren können, die das gesamte System unzu-
verlässig werden lassen. Die wachsende Anfälligkeit gegenüber Alterungseffekten sowie
gegenüber “Soft Errors” führt dazu, dass der Registersatz als Teil von On-chip Syste-
men besonders im Vordergrund steht. Der Hauptgrund hierfür ist seine häufige Nutzung
(auf ihn wird sehr häufig zugegriffen), weswegen sich durch Alterungseffekte und “Soft
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Errors” induzierte Fehler von hier aus durch das gesamte On-chip System ausbreiten
können. Daher ist es unerlässlich, die schädlichen Auswirkungen von Alterungseffekten
und von “Soft Errors” innerhalb des Registersatzes anzugehen, damit ein zuverlässiger
Betrieb von On-chip Systemen während ihrer gesamten Lebensdauer möglich ist.
Weiterhin hat das Skalieren der Integrationsgrößen zu einem Anwachsen der Energiedichte
geführt, wodurch aktuelle und zukünftige Chips thermischen Beschränkungen durch den
negativen Einfluss von erhöhter Temperatur auf die Verlässlichkeit des Systems unter-
liegen. Ein Beispiel hierfür ist die Tatsache, dass höhere Temperaturen zum schnelleren
Altern von Transistoren führen. Daher müssen die thermischen Eigenschaften von
Chips präzise erforscht werden, um ihre Verlässlichkeit korrekt einschätzen zu können.
Dies ist auch die Voraussetzung, um Hardware/Software-Techniken mit Hinblick auf
Verlässlichkeit zu Entwickeln. Zu diesem Zweck wurden Infrarotkamera-basierte (IR)
Versuchsanordnungen eingesetzt. Da es für solche Versuchsanordnungen unerlässlich
ist, IR-undurchlässige Kühlungen (z.B. das Packaging, den Kühlkörper, etc.) zu entfer-
nen, benutzen die meisten Verfahren des Standes der Wissenschaft thermisch leitfähiges
Öl, um das Überhitzen des Chips zu verhindern. Allerdings führt dies zu dem Problem,
dass einige Aspekte wie thermische Konvektion die Messung der IR-Strahlung beein-
flussen, was zu ungenauen IR-Aufnahmen führen kann. Dies verringert die Genauigkeit
soweit, dass es zu unrichtigen Einschätzungen der Verlässlichkeit führt. Diese Disserta-
tion erforscht die Herausforderung, eine abstrahierte und trotzdem ausreichend genaue
Schätzung der Verlässlichkeit zu treffen, und schlägt zudem neuartige Techniken vor, um
die Verlässlichkeit des Registersatzes von eingebetteten On-chip Systemen gegenüber
Alterungseffekten und “Soft Errors” zu steigern. Zudem stellt sie eine neue Versuch-
sanordnung vor, um die IR-Emissionen von Chips deutlich aufzuzeichnen, nämlich ohne
weitere Schichten, die den Chip bedecken.
Die wichtigsten Techniken, die innerhalb dieser Dissertation entwickelt werden, sind wie
folgt:
• Die Abstraktion der verschiedenen Verschlechterungseffekte durch mehrere, simul-
tan auftretende Alterungseffekte, hin zu einer probabilistischen Fehleranalyse, die
eine bedeutsame Interpretation von Verlässlichkeit auf Systemebene zulässt. Durch
die vorgeschlagenen Abstraktionen wird deutlich, dass das Angehen nur einer Art
von Fehlern, die mit einem einzelnen Alterungseffekt einhergehen, zu einer nicht
vernachlässigbaren Unterschätzung (bis zu 70%) von Verlässlichkeit führt.
• Eine Analyse der Belastung im Sinne von Alterungseffekten durch eine große
Vielfalt von Anwendungen zeigt, dass diese Belastungen in unterschiedlichen Reg-
istern durch unterschiedliche Strategien angegangen werden müssen, die den einzel-
nen Zugriffsmustern entsprechen. Zu diesem Zweck wird eine neue Technik namens
“Register-Internal Stress Balancing (RISB)” vorgestellt, die selektiv die Wider-
standskraft einzelner Register gegenüber Alterungseffekten erhöht.
• Die Analyse des Registersatzes zeigt, dass einige Bits im Register nicht kontinuier-
lich benutzt werden, um Werte zu speichern. Basierend auf dieser Beobach-
tung wird eine neue Technik namens “Register-Embedded Self-Immunity (RESI)”
vorgestellt, die die ungenutzten Bits verwendet, um innerhalb der Register die
Widerstandskraft gegenüber “Soft Errors” zu erhöhen.
• Eine neuartige “Rear-side Thermoelastic-based IR Thermography (RAMA)” wird
vorgestellt, um den Schutz von Prozessoren bei klarer IR Thermographie zu ermöglichen.
Im Gegensatz zum Stand der Wissenschaft erlaubt die Kamera deutliche Aufnah-
men der IR-Emissionen, da keine weiteren Schichten oberhalb des Chips das Bild
beeinflussen.
Die Evaluation der RISB und RESI-Techniken werden mit Hilfe von Simulationen und
partiell mit Implementierung auf einer FPGA-Plattform durchgeführt. Die RAMA-
Technik wird zusätzlich auf realen Mehrkern-Chips verwendet. Im Schnitt kann RESI
die Verlässlichkeit des Registersatzes gegenüber Alterungseffekten zu 19% gegenüber
dem Stand der Wissenschaft verbessern. Zusätzlich steigert RESI die Widerstandskraft
gegenüber sogenannten “Multiple Bit Upsets (MBUs)” zu 97%, was zu einer hohen
Abdeckung von Fehlern in verschiedensten Szenarien führt. Abschließend zeigen die
Untersuchungen der thermischen Eigenschaften von Intel 22nm octa-core Prozessoren
durch unsere RAMA-Technik, wie die ungenaue thermische Analyse des Standes der
Wissenschaft zu einer Fehleinschätzung von Verlässlichkeit in vielerlei Hinsicht führt.

The Big Picture behind the
Thesis
The Chair for Embedded Systems (CES) at the Karlsruhe Institute of Technology (KIT)
has its core expertise in design and architectures for reliable embedded systems. Major
research projects deal/dealt with generating reliable software on unreliable hardware
components (e.g., [CES1]), building reliable reconfigurable architectures (e.g., [CES2])
and developing low-power design of multimedia systems based on dynamic power and
thermal managements (e.g., [CES5]). In addition, several works (e.g., [CES3, CES4])
focused on the Dark Silicon problem where only a subset of processing cores within an
on-chip system may operate at full performance at the same time due to power and
thermal constraints.
Furthermore, the CES played an essential role in the creation of the Priority Program
(Schwerpunktprogramm, SPP 1500) and “Invasive Computing” (InvasIC):
DFG SPP 1500 “Dependable Embedded Systems”
Figure 1: The pyramid for depend-
able embedded systems [CES6]
In fact, the key reason behind the significant focus
on reliability at CES is the German national re-
search program “Design and Architectures for De-
pendable Embedded Systems” (German Research
Foundation, DFG SPP 1500) that aims to find new
means to overcome the inherent challenges within
the nano-CMOS era [CES6]. Actually, since fea-
ture sizes of transistors began to approach atomic
levels, technology scaling has entered an inflection
point, where optimizing on-chip systems for relia-
bility is at least as important as optimizing them
for performance and cost.
This new paradigm pushed diverse dependability
concerns to the forefront and drew the attention
of several research groups in Germany to increas-
ingly focus on design and architectures for dependable embedded systems which are the
essence of this priority program.
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The SPP 1500 consists of diverse individual projects throughout Germany, working to-
gether to deal with the various dependability challenges within the current and upcom-
ing technology nodes [CES6]. One of the contributions of the CES is the VirTherm-3D
project, which is in collaboration with TU München (TUM). The key focus of this
project is to increase the dependability of future 3D-layered architectures with a special
focus on the thermal and aging challenges. The SPP 1500 also cooperates with NSF
Variability Expedition in USA which, in turn, focuses on developing variability-aware
software for nano-scale devices.
The main challenges that the DFG SPP 1500 Priority Program addresses
are [CES6]:
• Design-Time Effects: As transistor feature sizes scale down, the process of man-
ufacturing starts to follow statistical variance and thus identical transistors may
have very different electrical characteristics.
• Run-Time Effects: As a matter of fact, transistors increasingly become more sus-
ceptible to aging effects as we move to smaller technology nodes with each new
generation. In addition, the increase in on-chip power densities increases on-chip
temperatures and thus transistors become under severe thermal stress that makes
them over time unreliably behave. Finally, the susceptibility of memory and logic
circuits to soft errors also keeps increasing due to the lower operating voltages.
The main goals of the DFG SPP 1500 Priority Program are [CES6]:
• Technology Abstraction.
• Dependable Hardware Architectures.
• Dependable Embedded Software.
• Operation, Observation, and Adaptation.
• Design Methodologies.
The Thesis Contributions in the scope of the DFG SPP 1500:
As earlier mentioned in the Abstract, this thesis focuses on increasing the reliability of
on-chip systems with respect to aging effects, soft errors and temperature. In fact, these
three objectives are indeed an integral part of the key challenges that DFG SPP 1500
Priority Program addresses. For instance, the proposed aging and soft errors techniques
within this thesis (see Chapters (4, 5)) contribute to the goal of “Dependable Hardware
Architectures”. Additionally, the proposed reliability estimation/abstraction (see Chap-
ter 3) contributes to the goal of “Technology Abstraction”. Finally, the infrared-camera
based thermal measurement setup that was developed in the scope of this thesis (see
Chapter 7) contributes to the goal of “Observation” since it provides designers with
an accurate baseline to compare against as well as it enables them to obtain real-time
observations of the thermal behavior of their multi-core systems.
DFG Transregional Collaborative Research Center (TCRC) 89 “Invasive
Computing” (InvasIC)
In addition to the DFG SPP 1500 Priority Program, another ambitious project is cur-
rently running at the CES which is known as “Invasive Computing” (InvasIC). It is a
large collaboration project between the Karlsruhe Institute of Technology (KIT), Tech-
nische Universität München and Friedrich Alexander University in Erlangen (FAU). This
project focuses on addressing the upcoming challenges in the future many-core on-chip
systems such as self-adaptive and resource-aware programming through providing new
means and concepts regarding programming languages, operating systems and compil-
ers [CES6]. The projects cover a wide range of challenges from the architecture level
to the compiler level through the operating-system level. An example of the challenges
that InvasIC aims to address is dealing with the dark silicon problem [CES3, CES4]
which may be a key problem in the future many-core systems.
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Since the invention of Integrated Circuit (IC), IC chips manufacturing remarkably fol-
lowed a continued trend of becoming denser and more complex akin to Moore’s law
that predicted a shrinking in the dimensions of transistors roughly by half every two
years [33] in order to gain more advances in several aspects like performance. However,
this trend along with the relentless demand for reducing costs caused, with each new
generation, a noticeable decrease in the reliability of on-chip systems due to a wide
range of aspects. Even though the majority of these aspects had been known for a long
time, their deleterious impact had not reached the crucial point where they would jeop-
ardize the reliability of an entire on-chip system. An inflection point occurred around
a decade ago while entering the nano-CMOS era. At that time, technology roadmaps
provided evidences that the aggressive scaling of technology nodes would steadily in-
crease the susceptibility of chips to varied kinds of failures [34] – especially in deep nano
scale (i.e. ≤ 45 nm). This makes current and upcoming on-chip systems constrained
by reliability as maintaining the correct functionality of them during their lifetime is
fundamental and cannot be compromised. Therefore, designers consider reliability as
one of the major design challenges and it is expected that conventional constraints such
as cost and performance may be overtaken by reliability and lifetime concerns [35].
The reliability can be defined as the ability of a system or component to function under
stated conditions for a specified period of time [31] and the key sources of failures that
jeopardize the on-chip systems reliability may be categorized as follows:
• Time-Dependent Failures: They are dependent on the on-chip system lifetime and
mainly because of degradations due to aging phenomena that are able to change,
over runtime, the electrical characteristics of transistors within the on-chip system.
Such changes make the transistors no longer reliably operate and the most observed
is VTH shift which is often induced by the Bias Temperature Instability (BTI) aging
phenomenon [36].
• Time-Independent Failures: They are independent of the on-chip system lifetime
and mainly because of manufacturing variability and soft errors. Manufacturing
variability makes transistors with identical specifications have different electrical
1
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characteristics and hence they may unreliably operate. On the other hand, soft
errors – due to e.g., energetic particles – may transiently result in spurious bit flips
in the underlying hardware (Single Bit Upsets (SBUs) or MBUs) that may later
lead to failures at the system level according to when and where they occurred.
It is noteworthy that the aforementioned sources of failures are interrelated with each
other. For instance, while on the one hand aging-induced degradations in the transistors
electrical characteristics increase the susceptibility of them to soft errors, manufacturing
variability, on the other hand, randomly influences the transistors and thus it makes
them unevenly affected (i.e. degraded) by aging effects over their lifetime.
1.1 Register Files of Microprocessors
A Register File (RF ) is a small set of memory cells inside the microprocessor. It consists
of N registers each capable of storing a word of K bits. For instance, the MIPS archi-
tecture has (N = 32 registers, K = 32 bits) [37] and the Alpha architecture has (N ≥ 80
registers, K = 64 bits) [38]. The Central Processing Unit (CPU) uses the register file
for storing operands of instructions and, additionally, it may also store special-purpose
registers (e.g., Program Counter (PC)). Therefore, the register file is very frequently
accessed [39] during the execution of an application.
Icache Dcache
Bpred_0 Bpred_1 Bpred_2 DTB_0 DTB_1 DTB_2
FPAdd_0 FPAdd_1
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Figure 1.1: Simulated steady-state thermal
map of the Alpha CPU showing that the regis-
ter file component has an elevated temperature
The intensive utilization of the RF makes it
one of the essential microarchitectural com-
ponents with respect to reliability. This is
due to the fact that faults within the RF
can be deleterious as they may spread from
there throughout the entire on-chip system
leading to different serious problems includ-
ing CPU crashing. An analysis presented
in [40] showed that a considerable amount
of faults, that disturb the microprocessor’s
reliability, often stems from the RF . This
makes increasing theRF ’s resiliency against
aging effects and soft errors – as both of
them are able to induce faults within the
RF ’s cells – imperative to maintain relia-
bility.
RF component noticeably contributes to the total CPU power. For instance, on the
Intel 32 nm Westmere Core [41], the RF accounted for 30% of leakage and dynamic
power on a typical benchmark [42]. Additionally, the overall area footprint of the RF is
rather small (e.g., only around 6% of the total area of an Alpha CPU [43]). The latter
along with the higher power consumption makes the power density of the RF relatively
high compared to other CPU components [44]. In turn, the high power per area directly
produces elevated on-chip temperatures and therefore the temperatures at the register
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file are often high [44, 45]. This observation in literature is consistent with our thermal
simulations of the Alpha CPU at the 22 nm as Figure 1.1 shows for the case of running
the x264 benchmark [28] on top of the Linux operating system. Additionally, the real
(i.e. not simulated) IR-based thermal measurements presented in [46] also showed that
the thermal hotspot is often located in the register file component which achieves the
highest average temperature.
On the other hand, elevated on-chip temperatures strongly disturb the reliability of on-
chip systems as they, for instance, affect the key parameters of circuits (e.g., delays,
noise resiliency, etc.) increasing their susceptibility to failures due to timing violations
and/or data corruption. Importantly, higher temperatures stimulate aging phenomena
and thus they contribute to higher aging-induced reliability degradations (e.g., higher
shift in the transistors VTH). Further details regarding the impact of temperature on
reliability will be presented in Section 1.5.
All in all, register files are considered one of the most susceptible CPU components to
failures and therefore increasing their resiliency against aging effects and soft errors is
inevitable for embedded on-chip systems where the reliability cannot be easily compro-
mised.
1.2 SRAM Cells
Static Random-Access Memory (SRAM) cells are often used to implement RF s in mi-
croprocessors [47–49]. For instance, Intel employs an SRAM-based register file in their
commercial 32 nm Westmere Core [41]. This is because their ultra speed and regular
structure: SRAM cells are typically implemented using smaller transistor sizing than
computational logic of the same technology [50].
A standard 6-T SRAM cell consists of six transistors as illustrated in Figure 1.2(a): Four
transistors (T0, T1, T2, T3), which form two cross-coupled inverters and, additionally, two
access transistors (T4, T5) to drive the SRAM’s read/write accesses. The cross-coupled
pair of inverters maintains the continuous storage of complementary bits within the 6-T
SRAM cell during its operation.
In the following, we briefly discuss the key metrics that describe the reliability of SRAM
cells and later we investigate how temperature and/or aging effects degrade these met-
rics.
1.2.1 Static Noise Margin
The Static Noise Margin (SNM) of an SRAM expresses its resiliency against voltage
noise which is primarily due to the effects of parasitic-coupling (e.g., bit-line coupling)
and intrinsic noise sources (e.g., thermal noise, random telegraph noise, etc.). Such a
voltage noise can jeopardize the data integrity of an SRAM cell depending on its SNM
(i.e. larger SNM results in higher resiliency against noise and vice versa).


































(b) Butterfly curve that describes the SNM
Figure 1.2: A standard 6-T SRAM cell along with the static noise margin (SNM)
that represents its resiliency against noise
The SNM can be measured from the so-called butterfly curve that describes the transfer
characteristics of the SRAM cell with the SNM equals to the length of the side of the
smallest square located between the two curves as demonstrated in Figure 1.2(b). There,
A and B represent the outputs of the cross-coupled inverters of the 6-T SRAM cell (see
Figure 1.2(a)). VA(VB) plots the output voltage resulting from a sweep of a voltage in
B from 0 to Vdd. VB(VA) is the voltage in B when VA sweeps from 0 to Vdd (i.e. from
0 V to 0.8 V in our shown example in Figure 1.2(b)).
1.2.2 Read Access Time
Read Access Time (RAT ) of an SRAM cell represents the required time until the SRAM
provides its stored data on its bit lines (i.e. BL and BL). For instance, during a read
operation both BL and BL are pre-charged to Vdd and the SRAM pulls one of the bit
lines down to Ground (GND).
An important concept here is the threshold of the sense amplifier of the SRAM cell. In
the case of a threshold of Vdd2 , for instance, the SRAM sense amplifier will be activated
as soon as the BL ≤ Vdd2 and then it amplifies the difference in potential between the
bit lines (i.e. V (BL) − V (BL) = Vdd2 − Vdd = −
Vdd
2 ) to full Vdd which forces BL to the
GND potential and BL to the Vdd potential.
It is worthy to note that the aforementioned explanation of RAT is for the case of
reading a stored logic ‘0’. However, for the opposite case of reading a stored logic ‘1’,
the explanation would be analogous with BL instead of BL.
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1.2.3 Critical Charge
The Critical Charge (Qcrit) of an SRAM cell is the minimal amount of charges which
needs to be induced within the SRAM cell to corrupt its stored data. Similar to the
SNM that represents the SRAM resiliency against intrinsic noise, Qcrit represents the
SRAM resiliency against extrinsic particles-induced noise (i.e. against the deposition of
kinetic energy of a particle when it strikes one of the SRAM cell transistors).
1.3 Aging Effects
Continuous shrinking in feature sizes results in both elevated electric field strength as
well as current density which make transistors in the nano-CMOS era suffer more from
degradations induced by aging phenomena. Of these phenomena, NBTI, PBTI and
HCID have become the most dominant in impeding reliable transistor operation over
its lifetime [51, 52]. Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET)
operates through switching the electric fields on and off which poses a stress for the
materials within the transistor leading to the formation of defects there [53]. Such
defects are imperfections within the lattice of the material, i.e. unsatisfied bonds due to
missing atoms. Ultimately, aging-induced defects degrade the electrical characteristics
of the transistor (e.g., VTH , Carrier Mobility (µ), Drain Current (ID), etc.).
While understanding the physical processes of aging phenomena is not entirely required
at the system level, there is indeed still a substantial need to analyze their ability to
induce degradations in order to accurately estimate reliability – this holds even more
when multiple aging phenomena interdepend, i.e. when they interact with each other. As
a matter of fact, these phenomena simultaneously occur in the gate dielectric of a tran-
sistor and thus the physical processes behind them interact with each other. Therefore,
estimating correctly the overall impact of aging phenomena on the electrical charac-
teristics of transistors (e.g., VTH , µ, etc.) necessitates investigating aging phenomena
simultaneously, as the focus of this thesis, and not individually as state-of-the-art does
(detailed discussion will be later presented in Chapter 3).
1.3.1 Aging phenomena
NBTI/PBTI: It is the defect generation due to the electric field over the gate di-
electric (i.e. the Si−SiO2 interface) when a PMOS/NMOS transistor is operated, as
Figure 1.4(c) shows. These defects cause charge buildup within the gate dielectric and
thereby they weaken the electric field resulting in degrading the electrical characteristics
of the transistor over time [52].
HCID: It is the defect generation near the drain due to hot carriers – whose high
kinetic energies are sufficiently significant to form electron-hole pairs through impact of
ionization – that are injected in undesirable areas of the transistor. As a matter of fact,
the strong electric field across the channel of a transistor is the key source behind such
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hot carriers [54]. It is worthy to note that hot does not refer to transistor’s temperature
but to the ability to tunnel out of the semiconductor material. Over time, HCID causes
charge buildup near the drain of a transistor (see Figure 1.4(d)) and thus similarly to
BTI results in degrading the electrical characteristics of transistors [55].
Unlike NBTI/PBTI which is more pronounced in PMOS/NMOS transistors and can be
recovered, the recovery in HCID is negligible and its mechanism degrades both NMOS
as well as PMOS transistors. When operating a transistor both of the vertical and
lateral electric fields may be generated (see Figure 1.4(d)) and thus both BTI and HCID
phenomena simultaneously occur. The induced defects by both of them jointly degrade
the electrical characteristics of the transistor which, in turn may cause malfunctions
within the on-chip system during its lifetime.
In general, the overall degradations in the electrical characteristics of transistors are
mainly determined through the processes of defect generation/recovery and electrical
activation/deactivation of defects akin to the the electric fields, either across the channel
or over the gate dielectric. Such processes are driven by both operating conditions such
as temperature and stress/relaxation time ration as well as circuit design parameters
such as the operating voltage (Vdd). Additionally, the employed materials in manufac-
turing the transistors (e.g., SiON/poly−Si, SiO2/HfO2/TiN, etc.) play an important
role in defining the strength of occurring aging phenomena (i.e. the amount of generated
defects due to BTI and HCID over time).
1.3.2 Impact of Technology Scaling
Before the nano-CMOS era, semiconductor fabrication used to employ the same scaling
factor of both supply voltage (SV ) and transistor length (SL) in order to maintain that
the electric fields across the channel remain almost constant [56] after the scaling to the
next technology node, as shown in Eq 1.1. This is known as Dennard’s scaling [22].
However, the technological pressures on device designers to aggressively reduce transis-
tor geometries towards integrating more transistors per chip run counter to the need of
maintaining a similar scaling factor. This is mainly due to the fact that Vdd scaling is
reaching its limits as it would be below or near VTH . As a matter of fact, operating tran-
sistors in such regions result in running the circuits at significantly lower performance,
which may not be applicable in many of nowadays on-chip systems.
In other words, technology scaling in the nano-CMOS era has changed the rule of scaling
from (SL = SV ) to (SL < SV ) which, in turn, made the electric field across the channel





SL = SV ⇒ Enew(Channel) = Eold(Channel)SL < SV ⇒ Enew(Channel) > Eold(Channel)
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Similar to the electric field across the channel, the electric field over the gate also depends
on the supply voltage and thus it will also increase due to the aforementioned reason:
Enew(Gate) > Eold(Gate).
As earlier explained, the induced defects by the aging phenomena depend on the electric
fields, either across the channel (i.e. HCID) or over the gate (i.e. BTI). Therefore, with
higher fields akin to scaling in the nano-CMOS era, aging phenomena become stronger
and more severe resulting in higher degradations in the transistors electrical character-
istics.
In short, with each new technology node, insufficient voltage scaling leads to magnify-
ing the deleterious impact of aging and thus jeopardizing more the reliability on-chip
systems. This, in turn, illustrates the inevitable need of developing new techniques to
estimate and increase the reliability of critical components of embedded on-chip systems
(e.g., register files) with respect to aging effects as the focus of this thesis.
Finally, as technology nodes were being reduced to below 45 nm, the insulating quality
of the gate dielectric, additionally, became much less and thus leakage currents due to
tunneling significantly increased. This was because continuous scaling in the transistors
geometries made the used layers thinner and thinner. To solve this problem, manufac-
tures replaced silicon dioxide, that has been conventionally employed to form the gate
dielectric, with a material that has a higher dielectric constant K like hafnium-based
dielectric layer in Intel [24], as shown in Figures(1.4(a) and 1.4(b)). While the employ-
ment of such new materials (i.e. high-K materials) was necessary to maintain the desired
electrical characteristics of transistors, the susceptibility of transistors to aging effects
became, unfortunately, much higher [57, 58] due the new employed materials (e.g., HfO2
exhibits less resiliency to aging effects than SiO2).
As a matter of fact, scaling in conjunction with high-K materials has made aging phe-
















Figure 1.3: Technology scaling results in constant electric fields when both area
and Vdd scale with the same factor (e.g., SL = SV = 0.5 ⇒ Enew(Channel) =
Eold(Channel)). However, scaling within the nano-CMOS era results in higher fields
as area and Vdd are not scaled anymore with the same factor (e.g., SL = 0.5, SV = 0.8
⇒ SL < SV ⇒ Enew(Channel) > Eold(Channel) ⇒ more induced defects by aging
and thus higher reliability degradations)
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noticeable [57]. The measurements in [57] established that the employment of the new
high-K material results in considerably stronger degradation regarding PBTI and a sim-


























































(c) Vertical electric field over the gate stimulates the
BTI phenomenon leading to evenly-distributed defects


































(d) lateral electric field across the channel stimulates
the HCID phenomenon leading to concentrated defects
near to the drain
Figure 1.4: Impact of scaling on a transistor













































Figure 1.5: Impact of voltage scaling on in-
creasing the susceptibility to soft errors
They may be generated by radiation and
they are recognized as a key external source
of failures in on-chip systems. When par-
ticles like neutrons strike the silicon sub-
strate, the induced radiation from the col-
lisions of them with nuclei in the substrate
liberates a shower of charged particles which
then leave an ionization trail [59]. If the
resulting deposited charge is sufficient and
depending on the spatial/temporal suscepti-
bility of the circuit (i.e where/when the par-
ticle strikes), the incident particle-induced
current spike, which manifests itself as an
extrinsic noise, results in a soft error.
In the past, making IC operating outside
the earth’s atmosphere to withstand soft errors was primarily a reliability concern [60].
However, through the relentless pursuit of scaling down along with lowering the operating
voltage, soft errors have also emerged as an important threat to circuits even in terrestrial
applications [61] and Soft Error Rate (SER) is dominated by low-energy neutrons [62].
We clarify in Figure 1.5 the impact of voltage scaling on Qcrit of a 22 nm SRAM cell. As
it can be noticed, Qcrit noticeably decreases with lower voltage which, indeed, increases
the SRAM susceptibility to soft errors. Additionally, we also examine the corresponding
Pfail = 1.10e
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Figure 1.6: The SRAM susceptibility to radiation due to different operating voltage
showing how lower Vdd significantly increases the probability of failure (Pfail) in 22 nm
SRAM cells due to soft errors. Therefore, increasing the resiliency to soft errors in
low-power embedded on-chip systems is indispensable
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probability of failure (Pfail) in around 1000 SRAM cells
1 due to different operating
voltages. Details regarding the reliability estimation to conduct the aforementioned
results and other results within this chapter will later be presented in Chapter 3.
As it can be noticed from Figure 1.5, scaling the Vdd from 1.5 V to 1.0 V and 0.6 V reduces
the Qcrit of SRAM by 1.32x and 5.83x, respectively. This, in turn, can be translated to
an increase in the SRAM Pfail by 2.4x and 7.8x, respectively, as Figure 1.6 shows.
This clarifies the importance of increasing the reliability of SRAM-based CPU compo-
nents, such as register files, against soft errors – especially in embedded on-chip systems
where the need for low-power designs and thus scaling Vdd is dominant.
Finally, we present in Figure 1.7 a general overview of the different abstraction levels
that need to be tackled in the scope of increasing the register file reliability. As a matter
of fact, running workloads on top of the embedded on-chip system (i.e at the system
level) derive the reliability degradations that start from the physical level and then
propagate all the was up to the system level, where they manifest themselves as failures.
Therefore, the interdependencies between the system and physical levels do matter and
they need to be considered when estimating and/or increasing the reliability of on-chip
system are targeted.
1A normal distribution with a standard deviation of σ = 1.6 has been considered to model the impact
of manufacturing variability on the transistors geometries. The simulations of the 6-T SRAM cells have
been performed under the assumption that each SRAM cell constantly stores the logic value ‘0’.
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Figure 1.7: Overview of the register file reliability with respect to aging effects and
soft errors
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Figure 1.8: IR image of a chip that violates
thermal constrains resulting in short-term and
long-term effects with respect to reliability
Advances in technology scaling in the
nano-CMOS era have steadily increased
on-chip power densities which are the key
reason for unsustainable on-chip temper-
atures. The trend of technology scaling,
with supply voltage scaling reaching its
limits, leads to a discontinuation of Den-
nard Scaling [23], as motivated in Fig-
ure 1.3. This causes so-called of dark
silicon where it mandates that only a
subset of cores within an on-chip system
can be powered at full performance dur-
ing the same time. Otherwise, the ther-
mal constraints of chip (e.g., Thermal De-
sign Power (TDP)) cannot be fulfilled [63].
Furthermore, leakage power is directly related to the junction temperature. Hence, ele-
vated temperatures rapidly lead to higher leakage power consumption.
As a matter of fact, elevated on-chip temperatures not only increase the cooling costs
but they additionally jeopardize the chip’s reliability akin to degradations in the circuit’s
key metrics, i.e. short-terms effects such as delay increase as well as long-terms effects
such as aging-induced VTH increase.
1.5.1 Short-terms Effects of Temperature on Reliability
In Figure 1.9, we conducted around 1000 simulations for 22 nm 6-T SRAM operating
at Vdd=1.2 V for the purpose of analyzing the impact of temperature increase on the
SRAM reliability. As it can be seen in Figure 1.9(a), the temperature rise shifts the
SNM distribution to the left side resulting in lower resiliency against noise. A similar
behavior can also be observed in Figure 1.9(b) which shows how a temperature increase
noticeably makes the SRAMs more susceptible to radiation due to decreasing their Qcrit.
In Figure 1.9(c), the temperature rise shifts the RAT distribution to the right side
making SRAMs slower and thus more susceptible to failures due to timing violations.
For further understanding of the impact of temperature on the susceptibility to soft
errors, we present in Figure 1.10 the probability of failure due to different temperatures.
As it can be noticed there, elevated temperatures such as 60◦C and 125◦C increase the
probability of failure (Pfail) with 1.12x and 3.55x, respectively, compared to the low
temperature of 25◦C.
It is noteworthy, here, that even though operating the chip at lower voltages effectively
reduces its temperature, voltage scaling concurrently makes the difference between Vdd
and VTH considerably smaller resulting in higher probability of failure, as it has been
clarified in Figure 1.6 with respect to soft errors. More importantly, such an increase































































(c) Read Access Time Distribution
Figure 1.9: Impact of short-term effects of temperature on degrading the key relia-
bility metrics of SRAM cells. The same voltage of 1.2 V has been used for the three
different scenarios for a fair comparison. The shifts in SNM and Qcrit histograms
(a and b) towards left indicate less reliability. Whereas, shifts in RAT histogram (c)
towards right indicate less reliability
Pfail = 0.72e
-6
Qcrit of SRAM at T = 25°C
Qcrit of SRAM at T = 60°C
Qcrit of SRAM at T = 125°C
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Figure 1.10: Impact of elevated temperatures on increasing the susceptibility of
SRAM cells to soft errors. The same voltage of 1.2 V has been used for the three
different scenarios for a fair comparison. Higher temperatures noticeably increase the
probability of failure due to soft errors
in the probability of failure can compensate the potential gain, in terms of reliability
improvement, that might come from lowering the temperature.
In a sense voltage scaling is a double-edged sword: While on the one hand a
lower voltage reduces the on-chip temperatures and thus increases the reliability (see
Figures (1.9 and 1.10)), it magnifies, on the other hand, the circuits susceptibility to
failures due to, for instance, soft errors (see Figures (1.5 and 1.6)). To elaborate the
aforementioned conflict, we present in Figure 1.11 the SER for different temperatures
along with different voltages. As it can be observed from the dashed line, even if scaling
the Vdd from 1.2 V to 1.0 V could provide a temperature reduction from 125
◦C to 80◦C,
the increase in susceptibility to soft errors, due to the lower Vdd, compensates the positive
impact that the lower temperature has on SER.





























Figure 1.11: Evaluating the impact of different operating conditions of operating
voltage (Vdd) and temperature (T) on the soft-error rate (SER) of 22 nm SRAM cells
showing how voltage scaling is a double-edged sword with respect to reliability
In other words, operating conditions of (T=125◦C, Vdd=1.2 V) and (T=80
◦C, Vdd=1.0 V)
have similar impact with respect to the SER. This demonstrates how voltage scaling,
which is widely used for managing on-chips temperatures, is a double-edged sword with
respect to reliability.
1.5.2 Long-terms Effects of Temperature on Reliability
Last but not least, elevated on-chip temperatures, additionally, stimulate aging phe-
nomena and thus magnifying their deleterious effects on the on-chip systems reliability
(i.e. long-term effects on reliability). This can be observed in Figure 1.12 that demon-
strates how higher temperatures contribute to higher aging-induced degradations in
terms of the electrical characteristics of a 22 nm PMOS transistor (i.e. VTH and µ)
within a 6-T SRAM cell operating at Vdd=1.2 V.
Importantly, the formation of the channel of a MOSFET transistor beneath the gate
dielectric entirely depends on both VTH and µ. Thus, higher aging-induced degradations
in both of them due to elevated temperatures result in degrading the transistor’s drain
current ID as well, which is considered the key electrical characteristic in MOSFETs.
This can be also observed from the following equation that approximately models the
drain current ID in MOSFET [64]:
ID = µ ·
Cox ·W
2 · L
(VGS − VTH)2 · (1 + ΦVDS) (1.2)
Where, W is the gate width, L is the gate length, Cox is the gate oxide capacitance per
unit area and Φ is the channel-length modulation parameter.
Furthermore, according to the previous equation, the MOSFET Transconductance (gm),
which represents how easy the drain current to flow, can be expressed (during the satu-
ration mode of MOSFET) as follows [64]:



















































Figure 1.12: Impact of long-term effects of elevated temperature on degrading the





= µ · Cox ·
W
L
(VGS − VTH) · (1 + ΦVDS)
As it can be noticed, degradations in both VTH and µ (i.e. larger threshold voltage
increase akin to ∆VTH and smaller mobility) due to temperature-induced stimulated
aging effects degrade the MOSFET transconductance (gm) as a result.
It can be concluded that aging phenomena degrade the key electrical transistor’s char-
acteristics (i.e. threshold voltage, carrier mobility, drain current and transconductance).
Additionally, elevated on-chip temperatures simulate more aging effects and thus they
lead to magnifying the aforementioned induced degradations.
It is worthy to note that the time span within the experiments in Figures (1.9, 1.10
and 1.11) is just one second in order to present the impact of temperature standalone
without aging phenomena in action. Whereas, the time span within the experiments in
Figure 1.12 has been been selected as 10 years to show the impact of aging phenomena
on the electrical characteristics of transistors during a typical/standard lifetime.
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In summary, elevated temperatures jeopardize the chip’s reliability due to their short-
term and long-term effects. Therefore, there is an essential need to develop novel tech-
niques that enable researchers to accurately investigate the thermal characteristics of
embedded on-chip systems in order to correctly estimate their reliability as well as
grasping how aging phenomena may ultimately fail them.













Figure 1.13: A high-level overview of the con-
tributions within this thesis
The key objective of this thesis is to in-
crease the reliability of embedded on-chip
systems with respect to aging effects, soft
errors and temperature-dependent behav-
ior. First, it proposes an abstracted, yet
sufficiently accurate reliability estimation
that combines, from the physical to sys-
tem level, the effects of multiple simulta-
neous aging phenomena and their inter-
dependencies. Then, the reliability of the
register file is investigated with the pur-
pose of proposing novel techniques that in-
crease register file resiliency against aging
effects as well as soft errors. This is due
to that fact that both of them are recog-
nized as first-class candidates to jeopar-
dize the entire on-chip system reliability
in the nano-CMOS era as motivated.
This thesis also presents a novel in-house
IR camera-based thermal measurement
setup that enables designers to accurately investigate the thermal characteristics of their
on-chip systems. The prime concern of the built setup is to accurately investigation the
thermal characteristics of on-chip systems towards accurately estimating their reliability
as well as to support the design-time exploration by providing designers with an accu-
rate baseline which the effectiveness of their developed thermal management techniques
on the chip’s thermal behavior can be compared against. The setup has been employed
to analyze both Field-Programmable Gate Array (FPGA) and Application-Specific In-
tegrated Circuit (ASIC)-based embedded on-chip systems.
In particular, the novel contributions within this thesis are as follows and the different
abstraction levels, that are involved, are presented in Figure 1.14 along with a general
overview in Figure 1.13:
1. Reliability Estimation: It combines, from the physical to system level, the
effects of multiple aging phenomena occurring simultaneously based on their in-
terdependencies and shows how considering a sole individual phenomenon results
in a non-negligible reliability underestimation. It also abstracts the various degra-
dations induced by aging (i.e. VTH , µ, SNM , RAT etc.) towards a probabilistic
fault analysis which has a more meaningful interpretation of reliability. This is
unlike the majority of state-of-the-art that employs other quantification metrics
(e.g., SNM -decrease and VTH -increase) which are hard for interpreting the overall
reliability degradation – especially at the system level.


















































































Figure 1.14: The involved abstraction levels within the contributions of this thesis
2. The Novel Register-Internal Stress Balancing (RISB) Technique: It pro-
poses to selectively increase the resilience of individual registers of a register file
against aging effects. It balances the applied aging stress to the transistors of cross-
coupled inverters of SRAM cells within the register file such that both SRAM sides
are under stress for approximately the same amount of time during operation –
thereby it mitigates the deleterious effects of aging.
3. The Novel Register-Embedded Self-Immunity (RESI) Technique: It re-
duces the vulnerability of the register file not only against single bit upsets (SBUs)
but also against multiple bit upsets (MBUs) by exploiting the unused bits of a reg-
ister to embed the required Error Correction Code (ECC) – minimizing the need
for extra bits. The RESI technique can additionally result in mitigating the aging
stress in register file SRAM cells. Due to consuming less power per area, RESI
also operates at a lower temperature compared to fully protecting the register file
against SBUs only.
4. Investigating Aging Effects under Conforming Workloads: Estimating
accurately the overall impact of aging on a register file within an on-chip system
necessitates taking the running workloads on top of that system into account as
their activities drive aging effects. As a matter of fact, this challenge is exacer-
bated when considering conforming workloads (i.e. several applications executed
in parallel along with an operating system) that may be run on top of an em-
bedded on-chip system because conventional simulation-based techniques may not
be suitable to conduct the required analysis due to the unaffordable computa-
tional intensity that comes from simulating such very complex workloads. For
that purpose, a novel real-time hardware-based technique has been implemented
in an FPGA platform to extract the aging stress within the register file cells of the
LEON3 processor. It enabled us to investigate aging effects that may be induced
during the entire execution of several parallel applications along with an operating
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system. This broadens the scope of estimating reliability from looking at a specific
window of execution time of workloads of individual applications running on bare
metal2 towards looking at the entire execution of conforming workloads.
5. The Thermal Investigation of FPGA-based Processors: The analysis of
the thermal behavior of commonly used FPGA-based processors (i.e. Microblaze,
LEON3 and PowerPC) demonstrates that the thermal hotspot is located on the
memory interface (e.g., DDR controller) due to its thermal properties (e.g. access
frequency, operating voltage, capacitances). Therefore, a model linking the cache
configurations with the FPGA chip’s peak temperature for design-time exploration
has been proposed.
6. The Thermal Investigation of ASIC-based Processors through the Novel
Rear-side Thermoelectric-based IR Thermography (RAMA) Technique:
For ASIC-based processors, an IR-transparent cooling needs to be provided to pre-
vent the chip during measurements from overheating. To this end, the majority
of state-of-the-art employs a coolant liquid, that is designed for IR spectroscopy.
The problem is that several aspects like thermal convection may interfere with
the measured IR radiation resulting in equivocal IR images. Thus, they decrease
the accuracy in a way that leads to incorrectly estimating reliability. To solve
this prominent and known problem, we introduce a novel setup for IR-transparent
cooling that cools the chip from the rear side allowing the camera to perspicuously
capture the IR emissions as no additional layer in between can impede the radia-
tion. First, we evaluate our setup using an Intel dual-core processor operating at
1.8 GHz and show that the peak temperature of the chip can be configured to be
equivalent to the unmodified (i.e. original) heat sink-based cooling. Then, we em-
ploy our built setup to analyze the thermal characteristics of state-of-the-art Intel
22 nm octa-core processor operating at 2.4 GHz and investigate the spatial ther-
mal gradients, known as major causes for degrading reliability. We demonstrate
how state-of-the-art inaccurate thermal analysis results in incorrectly estimating
reliability. The built setup is the most accurate, least intrusive one that has been
both proposed and actually applied to state-of-the-art multi-cores.
2This is necessary in simulation-based techniques to keep simulation times reasonable.
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1.7 Outline
Before the contributions of this thesis are presented in detail, Chapter 2 gives an overview
of how state-of-the-art estimates reliability as well as it discusses state-of-the-art tech-
niques in mitigating the aging effects and soft errors in register files. It also provides
a background of how stored values within SRAMs influence the induced aging stress in
their transistors as well as it explains the concept of register file vulnerability that is
often applied to estimate the reliability of the register files with respect to soft errors.
Chapter 3 presents our proposed reliability estimation that considers the simultaneous
occurrence of aging phenomena towards providing a probabilistic fault analysis that
abstracts the overall impact of aging effects on the register file reliability at the system
level.
Chapter 4 analyzes the induced aging stress in the register file cells demonstrating aging
stress in different registers needs to be tackled using different strategies corresponding
to their access patterns. Then, our RISB technique is presented along with the potential
overhead.
Chapter 5 explains our light-weight RESI technique to increase the resiliency of the
register file against soft errors. Section 5.1.1 shows how the technique can be utilized to
counteract the SBUs in register files. Whereas, Section 5.1.2 shows the case of MBUs.
Chapter 6 details the experiments results to evaluate the aforementioned proposed tech-
nique along with a comparisons to state-of-the-art. After evaluating in Section 6.3 the
impact of our RISB technique in balancing the stress of aging in the register file SRAM
cells, the register file vulnerability against soft errors and the fault system coverage after
implementing RESI technique are discussed in Section 6.2. Additionally, we present also
our hardware platform for investigating the reliability of the register file of embedded
on-chip systems under conforming workloads.
Chapter 7 discusses the shortcomings of the conventional thermal analysis methods
and motivates the need for an IR thermal camera-based measurement setup. Then,
it analyzes the thermal behavior of FPGA-based embedded processors along with the
impact of a CPU’s cache on the peak temperature of chip. Last but not least, Sec-
tion 7.3 illustrates the implementation of RAMA technique along with the evaluation of
its effectiveness on providing lucid thermal images as well as comparing the reliability
estimating based IR images captured by our built setup with state-of-the-art.
Finally, Chapter 8 concludes this thesis and gives an outlook.
Chapter 2
Background and Related Work
Over the last decade, rapid technology scaling and evolution, within the nano-CMOS
era, brought many new advances in diverse facets of IC manufacturing. These new
advances have steadily reduced the resiliency of modern chips against multiple aspects
(e.g., aging phenomena and soft errors) and therefore increased their susceptibility to
various kinds of failures that can be caused by the induced reliability degradations.
In the following, we discuss state-of-the-art methodologies in estimating reliability. Then,
we explain how aging stress degrades SRAM cells and how it can be mitigated along
with a discussion regarding the impact of balanced as well as unbalanced aging stress on
the reliability of SRAM cells. Next, we present state-of-the-art aging mitigation tech-
niques in SRAM-based register files. Afterwards, we present state-of-the-art techniques
in increasing the resiliency of register files against soft errors along with the concept of
Register File Vulnerability (RVF). Finally, we present how the thermal characteristics of
on-chip systems are typically analyzed as well as we explain state-of-the-art techniques
in building IR measurements-based setups for multi-cores processors.
2.1 Reliability Estimation akin to Aging Effects
Aging Effects Analysis:
As reliability becomes a more imminent challenge, researchers increasingly focus on un-
derstanding and modeling the physical processes behind NBTI/PBTI [14] and HCID [16]
aging mechanisms. When combining the effects of multiple aging mechanisms is targeted,
state-of-the-art methodologies (as also summarized in Figure 2.2) can be categorized into
the following three categories:
1) System-level (e.g. [65, 66]): Where the failure rate of each aging mechanism (λf) is
individually calculated and, then the overall reliability is estimated based on the Sum-
Of-Failures-Rate (SOFR) rule within the Reliability-Aware MicroProcessor (RAMP)
model [67], which is an architectural model for long-term processor reliability estimation.
The key problem behind this methodology is the assumption that each failure mecha-
nism independently proceeds, is not valid anymore because recent observations through
21
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measurements [16, 68] established that BTI aging mechanism simultaneously occurs
along with HCID. Additionally, [51] showed that HCID models have intrinsic BTI com-
ponents and thus treating these mechanisms separately may lead to overestimating the
overall aging-induced degradations due the twofold consideration of BTI (which itself is

































with recovery without recovery
Figure 2.1: Impact of not considering the
recovery mechanism of BTI on overestimating
aging-induced degradation
Moreover, estimating the reliability degra-
dations relying on Mean-Time-To-Failure
(MTTF) equations (which is for the sake
of simplicity and to keep the computa-
tional time minimum) can result in ei-
ther ignoring (e.g., [69]) or oversimplifying
(e.g., [70]) modeling the recovery mech-
anism of BTI leading to underestimat-
ing or overestimating, respectively, the re-
covery (i.e. self-healing) impact on reli-
ability when the aging stress (i.e. volt-
age stress) is ceased. Figure 2.1 illus-
trates, for instance, the impact on over-
estimating the aging-induced degradation
(i.e. ∆VTH) when the recovery mechanism
of NBTI within a 22 nm PMOS transistor
is not taken into account.
2) Circuit-level (e.g., [71, 72]): There, mainly the dominant aging mechanism in each
transistor is considered to estimate the overall reliability degradation of the entire ana-
lyzed circuit. In practice, it considers solely NBTI in PMOS and solely HCID in NMOS.
This is due to the assumption that other aging mechanisms like HCID in PMOS and
PBTI in NMOS are negligible. This assumption was reasonable in the past with ≥ 45 nm
technology nodes but the recent introduction of high-K materials along with technology
scaling, that causes a shorter MOSFET channel, (as found in 22 nm) has strengthened
(i.e. increase number of aging-induced defects) the HCID mechanism in PMOS and the
PBTI mechanism in NMOS [51] (see Section 1.3.2). Therefore, such a methodology can
lead to underestimating the induced degradations as it will be investigated in Section 6.
Another methodology in [73] proposed to integrate multiple failure-equivalent circuits,
which model multiple aging mechanisms, within the analyzed circuit. While SPICE can
model the interrelations between these equivalent circuits (e.g., the overall ∆VTH due
to N aging mechanisms, which can shift VTH , will be represented as
∑
i ∆VTHi), the
assumption that aging mechanisms are independent still applies because each individual
aging mechanism is represented with its own equivalent circuit, whereas in fact these ag-
ing mechanisms simultaneously occur at the physical level (which SPICE cannot model)
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RAT Read Access Time µ Carrier mobility
SNM Static Noise Margin gm Transconductance
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MTTF as sum of failure
rates. Assumes failures are
independent [65–67]
Only consider the dominant aging
mechanism (NBTI in PMOS and
HCID in NMOS) [71, 72]
Aging mechanisms modeled indepen-
dently. Reliability analysis consider an
individual mechanism [70, 75]
Our proposed method combines multiple
aging mechanisms at the physical level to
consider their simultaneous effects
State-of-the-art methodologies:
Figure 2.2: Abstracting aging effects
and they should be represented as one comprehensive failure-equivalent circuit rather
than multiple ones to avoid overestimating the overall aging-induced degradations.
3) Device-level: The Berkeley Reliability Tool (BERT) [75] and similarly the RelX-
pert [70] from Cadence (which is based on BERT) combines different aging simulators
into a modular reliability framework. Each simulator module individually models a
single aging mechanism. While it can provide a rough guidance for design space explo-
ration, it assumes, for the sake of enabling the modularity, that aging mechanisms are
independent and thus existing interdependencies are missed. A Similar drawback exists
in [76] where in-depth low-level simulation of SRAM libraries is performed. The latter
also requires detailed knowledge of transistor parameters limiting the applicability at
the system level.
Aging-induced Failure Analysis:
Regarding exploring the impact of aging-induce degradations on on-chip systems, [77]
showed how aging increases the susceptibility to timing violations, [74] illustrated how
the susceptibility to noise can also be increased and [78] reported the relation between
the increase susceptibility to radiation and aging degradation. While these works focus
only on one particular source of failure at a time when an individual aging mechanism
(i.e. NBTI solely) is considered, they omit other sources of failures – especially when
multiple aging mechanisms simultaneously occur.
Distinguishing from existing work: We propose within this thesis (details in Chap-
ter 3) to combine the effects of multiple simultaneous aging mechanisms from the physi-
cal level to correctly analyze the induced degradations at the device/circuit level and to
provide an abstracted, yet sufficiently accurate reliability estimation at the system level
summarizing how aging-induced defects in the transistors gate dielectric will ultimately
increase the probability of failures of the entire system due to both sources of failure
(i.e. data corruption as well as timing violations), as Figure 2.2 demonstrates.
























(b) Aging stress in the case of storing the logic ‘1’
Figure 2.3: Aging stress within a 6-T SRAM cell
2.2 Aging Effects Mitigation
2.2.1 Aging Stress Balancing
Let us revisit again the standard 6-T SRAM cell: As explained in Section 1.2, it contains
two inverters (see Figure 1.2(a)) for storing complementary bit values. This means that
while a logic value is stored within an SRAM cell, the PMOS transistor of the one
inverter along with the NMOS transistor of the second inverter will constantly be in
the stress phase, while other transistors will be in the recovery phase. This situation is
sustained until the stored value is flipped. Then, the transistors within both inverters
switch their roles with regard to the aforementioned stress. Figures 2.3(a) and 2.3(b)
clarify how the aging stress is applied to SRAM transistors (T0,T1,T2 and T3) during the
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Figure 2.4: Impact of VTH increase in PMOS
transistors within a 6-T SRAM on the static
noise margin (SNM) [5, 13]
As earlier discussed in Section 1.2.1, one
of the key reliability metrics in the SRAM
domain is its SNM as it describes its re-
siliency against noise and thus against fail-
ures due to data corruption. As a matter of
fact, when aging alters the electrical charac-
teristics of SRAM transistors (e.g., increas-
ing the VTH of transistors, as Figure 1.12 il-
lustrated), the SNM becomes smaller (see
Figure 2.4) which, as a result, degrades the
entire SRAM reliability. Please note that
the very high shown degradation within Fig-
ure 2.4 is due to the high employed ∆VTH
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Balanced aging stress: duty cycle (λ = 0.5)
Year= 0
Year=10
Figure 2.5: Impact of aging on SNM degradation for the balanced and unbalanced
aging stress cases. As shown, unbalanced aging stress results in shifting the SNM
distribution more towards the left side which, in turn, makes the SRAMs resiliency
against noise less leading to a higher probability of data corruption-induced failure
(i.e. more than what aging can actually in-
duce) which is assumed to amplify the tendencies for a better clarity. However, the
observation (i.e. SNM becomes smaller when VTH increases) still applies at normal
∆VTH as in the following will be presented based on Figure 2.5.
Assuming that the probability that the logic value ‘0’ is stored in an SRAM cell is duty
cycle (λ), then the probability of that the PMOS/NMOS transistors of the first and
second inverters (i.e. T1, T2) will be under stress is λ. Whereas, the probability of other
transistors (i.e. T0, T3) to be under stress is (1 − λ). When λ is 1, both T1 and T2
transistors are constantly under stress, whereas, T0 and T3 transistors are constantly
under recovery. Thus, T1 and T2 will age much fast than T0 and T3 transistors. On the
other hand, λ=0 indicates that both T1 and T2 transistors are constantly under recovery,
whereas, T0 and T3 transistors are constantly under stress. Thus, T0 and T3 will age
much fast than T1 and T2 transistors. As a result, when λ is exactly 0.5, the overall
aging effects on the entire SRAM cell will be at the lowest possible level because all
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transistors will be evenly stressed and thus all transistors will similarly age (i.e. have
similar aging-induced degradations). We call such case of (λ = 0.5) with a balanced
aging stress and the other cases of (λ 6= 0.5) with an unbalanced aging stress.
The aging-induced degradations become even more severe when accounting for transistor
variability. Figure 2.5 shows the effect of manufacturing variability on the SNM along
with demonstrating the impact of aging stress, for a lifetime of 10 years, on shifting the
distribution of SNM for both balanced (i.e. λ = 0.5) and unbalanced (e.g., λ = 0) stress
cases. As it can be noticed, unbalanced aging stress considerably results in shifting the
SNM distribution towards the left side more than the balanced case. This, in turn,
increases the probability that an SRAM cell has a low SNM value resulting in higher
probability of failures due to data corruption (i.e. the SRAM cell is not able anymore to
suppress the noise).
In summary, mitigating the aging effects in SRAM cells necessitates balancing the aging
stress (i.e. making λ for each SRAM cell as close as possible to 0.5). In other words,
the key principle behind increasing the reliability of an SRAM-based component (e.g.
a register file of an embedded on-chip system which is our focus within this thesis) is
developing a technique that is capable of balancing the aging stress within its SRAM
cells over its lifetime.
2.2.2 State-of-the-art Techniques
A study on reliability issues related to modeling and analyzing NBTI effects in SRAM
cells with a discussion on the SNM degradation has been introduced in [79] showing
that NBTI can degrade the SNM of an SRAM cell over time – especially regarding
the stability during a read operation. Abella et al. [80] discussed the importance of
developing new techniques that overcome the NBTI effects in new microprocessors and
proposed a generic strategy to protect different blocks within a CPU against NBTI,
relying on the idle time of processor resources. Li et al. [81] proposed a technique to
cope with the NBTI-induced degradations by exploiting the idle cycles in order to relax
the stressed PMOS transistors. However, such an approach is specific for out-of-order
architectures and cannot work for the case of in-order CPUs.
A comparison between the effects of NBTI and PBTI on the VTH of PMOS and NMOS
transistor, respectively presented in [82]. It has been shown that both NBTI and PBTI
(noticeably) degrade the stability during read and (marginally) during write operations.
The Recovery Boosting technique [83] proposed a low-level technique that modifies the
design of SRAM cells by adding an inverter that raises the node voltages of the cell,
putting both PMOS transistors into the recovery phase. Such a circuit-level approach
requires a modification of the hardware infrastructure of the SRAM cell itself and has
other side effects on the SRAM characteristics since the area footprint grows etc.
The authors in [84] studied the NBTI-induced lifetime degradation in SRAM cells. Their
introduced results illustrated that the NBTI impact is at the lowest level when aging
stress is evenly distributed between the involved PMOS transistors (i.e.when λ = 0.5)
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which is consistent with our simulations shown in Figure 2.5. This work proposed the Bit
Level Rotation (BR) technique to balance the NBTI stress within the SRAM cells of a
register file and it works as follows: at each write operation, the register is rotated using
a circular shift, moving the LSB (bit0) by one position. When the number of rotations
reaches the bit-width of the register, bit0 has used every cell in the register to store its
value. The benefit of this technique is that the stored value in each bit in the register will
be repeatedly changed, reducing the overall time that the PMOS transistors spend in the
stress phase leading to mitigate the reliability degradation induced by NBTI. However,
the effectiveness of this technique declines when the stored value contains a large number
of sequential zeros or ones (which is often the case as it will be later observed from our
analysis). A second scheme within that work, called Register Rotation, uses a repetitive
shift operations to map the zero register to different registers leading to ensure that all
the register file rows are utilized to store the zero register after a complete rotation.
This, in turn, results in distributing the NBTI stress to all the registers but can only
be implemented in CPUs that support register file mapping unit. However, the zero
register is a special register which, in practice, is often implemented as “hard-wired”
SRAM cells and thus it is not affected by NBTI.
Authors in [85] proposed to exploit the narrow-width values and modify the physical
register file by creating register banks with different sized transistors providing various
levels of NBTI tolerance. By changing the register renaming policy, an NBTI-aware
register allocation can be performed with around 20% area overhead. While the afore-
mentioned work can achieve a good NBTI mitigation, it requires a renaming unit which
makes it specific for out-of-order CPUs and cannot work for in-order CPUs. [86] pro-
poses to flip the whole register data, using an XOR component, whenever a register is
read, and writes the new value back to that entry to mitigate the NBTI stress. This
may lead to an increase of the total number of write accesses in addition to the power
consumption from frequently accessing the XOR component. Such a technique tackles
the NBTI stress in all registers using one strategy and which fails to take the varying
access patterns of different registers into account.
Work in [87] is capable of effectively mitigating the NBTI stress throug a power gating-
based scheme but only in the upper half of a register file in out-of-order CPUs. The NBTI
stress evaluation is done by calculating the averaged duty cycle between both register file
halves which does not correctly represent the overall impact of aging effects in the register
file because both halves may have unbalanced aging stress (i.e. mean(λupper) = 0,
mean(λlower) = 1), and thus aging stress within the entire register file is unbalanced, but
through calculating the averaged duty cycle of both halves, we find that meanλtotal = 0.5
which indicates to the case of balanced aging stress. Whereas in fact, the aging stress is
unbalanced because all SRAM cells within the register file have unbalanced aging stress
(i.e. all duty cycle values are either ‘0’ or ‘1’ and non of the SRAM cells has a balanced
aging stress). Compared to this work, our proposed technique RISB within this thesis,
as it will be later in Chapters (4 and 6) presented, is able to balance both halves of the
register file. Moreover, we study the distribution of aging stress across all bits inside
the entire register file to avoid incorrectly estimating reliability of the register file which
may lead to incorrectly evaluating the effectiveness of our proposed technique.
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Distinguishing from existing work: Unlike the current aging mitigation techniques
for register files, where the aging effects are mitigated in all registers using the same
strategy, our RISB proposes (details in Chapter 4) to selectively increase the register
file resiliency aging effects. Based on their classification as frequent or infrequent , aging
stress in different registers is balanced using the corresponding suitable strategy. Ad-
ditionally, we look at multiple simultaneous aging mechanisms (i.e. NBTI/PBTI and
HCID) rather than solely NBTI as state-of-the-art techniques often consider.
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2.3 Soft Error Mitigation
Conventional Single Error Correction (SEC) codes (like Hamming codes [88]), that are
often used to protect susceptible CPU components against soft errors, are able to correct
just a single bit upset. Unfortunately, the MBUs rate has started to sharply increase
due to technology scaling [89, 90]. Thus, codes targeting only single errors become less
effective. Therefore, a larger number of redundant bits can be used to build higher order
protection codes that are able to correct more than one bit upset simultaneously such
as the Reed Solomon [91]. The cost and complexity growth depends on the type of code
used, but they are always more difficult to handle than SEC codes [92]. Traditionally,
Triple Modular Redundancy (TMR) [93] has been used to cope with the MBUs but at
a significant hardware cost. This may not be tolerable in many of today’s embedded
systems. K. Walther et al. [94] proposed to use the cross parity check as a method for
correcting up to 5-bit upsets in multiple registers. The proposed approach comes at
around 100% overhead in terms of register file area.
To analyze vulnerability, both the Architecturally Correct Execution (ACE) and UnACE
times need to be extracted for each single bit within the register file. ACE represents
the vulnerable intervals of execution time where the bit is susceptible to soft errors.
Whereas, ACE represents the fraction of time where a soft error occurring in the bit
will have no deleterious impact on the output, as it will not spread throughout the
computational system. Then, the register file vulnerability can be modeled based on the
Architectural Vulnerability Factor (AV F ) concept [95, 96] as follows:







There, ACE(Bi) and UnACE(Bi) are the ACE and UnACE time of the Bi bit, respec-
tively.
In general, bits in a non-protected register are considered invulnerable against soft errors
when the next access will be a ‘write’ operation because any soft error in that register
will be harmless due to the overwriting. On the other hand, it is considered vulnerable
at any cycle if the next access to that register will be a ‘read’ operation because an
occurred bit upset can spread to and harm other microarchitectural components as it is
clarified in Figure 2.6.
As a matter of fact, a vulnerable interval becomes invulnerable if the applied protection
technique is capable of correcting the bit upset occurring during that interval and, as a
result, it prevents errors from propagating to other CPU components. When a protection
technique applied to the register file requires extra bits (e.g. control bits, parity bits,
etc.), both the vulnerable and invulnerable fractions of time (i.e. ACE and UnACE,
respectively) need also to be extracted for each extra bit to take their impact also into
account.
The Shield architecture [97] determines whether to protect the register value or not by
predicting its lifetime using extra logic. The register values with a larger lifetime need to
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Figure 2.6: Vulnerable and invulnerable intervals during accessing a non-protected
register, where soft errors in invulnerable intervals have no deleterious effect on the
other microarchitectural components within the on-chip system
be protected as they stay longer in the register file and are exposed more to soft errors.
It is designed for processors with out-of-order execution and it cannot correct MBUs
as it is based on the SEC code. Moreover, the energy cost stemming from the runtime
prediction can be high [98], which may not be tolerable in embedded on-chip systems.
A cost-efficient technique called ‘In-Register Replication’ (IRR) [99] exploits the register
values that require less than or equal to 16 bits to be stored in 32-bit architectures. These
values can be replicated within the same register to improve the register’s resiliency
against errors. A work close to the IRR technique has been presented by J. Hu [100]
studying a 64-bit out-of-order microarchitecture and similarly proposing to duplicate,
within the one register, register values that need 32 bits or less to be coded. Such
techniques fail, however, when adjacent MBUs, e.g. induced by a strike from an energetic
particle along with other strikes induced by the other secondary generated particles,
simultaneously affect both the lower and upper halves of a register. Comparison results
with this approach (as will be discussed later in the evaluation section) show that our
RESI technique, proposed within this thesis, achieves a higher vulnerability reduction
as well as a better system fault coverage under various fault injection scenarios.
To avoid area and power penalties that come from protecting all the registers, authors
in [101] proposed a partial protection scheme. Instead of fully protecting the register
file (i.e. all of the registers), their technique only protects the most vulnerable registers.
The underlying protection mechanism can be based on either SEC code or replication.
The effectiveness of this technique relies on the number of protected registers.
Lee et al. [98] presented a compilation technique to reduce the vulnerability of the
register file (on average 37%) by writing the most vulnerable register values into a small
protected part in the memory by adding extra load/store instructions to the code. The
advantage of their technique is that it comes with no extra hardware cost (except the
protected part of memory), but the achieved vulnerability reduction is relatively low
and the technique increases the code size (up to 24%).
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Fazeli et al. [96] introduced an MBUs protection technique for register files. It caches the
vulnerable register values in a small cache using the average number of ‘read’ operations
to decide which cache entry should be replaced. The achieved vulnerability reduction is
90% while the technique occupies 18% more area and consumes 25% less power compared
to fully protecting the register file against SBUs only. Compared to this work, our RESI
technique achieves a better vulnerability reduction along with a better cost saving as
will be later demonstrated.
Distinguishing from existing work: Our RESI technique (details in Chapter 5)
tackles the challenge of increasing the register file resiliency against SBUs as well as
MBUs with minimum impact on overhead. The key conflict when protecting a register
file is that – while maximizing register file resiliency against soft errors – the achieved
vulnerability reduction (either with full or partial protection schemes) increases both
area and power overheads.
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2.4 On-Chip Thermal Investigation
In addition to ASIC-based processors, where analysis of thermal behavior has always
been an important concern (e.g., [102, 103]), we also target within this thesis the thermal
investigation of FPGA-based systems as there has been an increasing focus on them in
recent years [104] due to their high level of functionality, flexibility, and advantageous
low-volume production costs.
2.4.1 FBGA-based On-Chip Systems
Towards achieving higher performance, manufacturers continually increase the logic den-
sity in FPGAs making technologies sizes of 28 nm (Xilinx Vitrex7, Altera Stratix V)
common. This results in high on-chip power densities and thus elevated temperatures
similar to ASICs.
An early study on the manner in which the FPGA fabric heats up was conducted by
Sundararajan et al. [105]. Relying on the results obtained from the HS3D thermal sim-
ulator they established the amount of heat generated by the different types of resources
that can be instantiated in an FPGA design. As this study is based on temperature sim-
ulation the accuracy is limited as will be demonstrated in Section 7.2. Huang et al. [18]
went so far as to validate their HotSpot thermal simulation tool with a 0.13µm FPGA
platform. They proposed to spread many Ring Oscillator (RO)s across the FPGA die
to measure the temperature of different operating blocks. Thermal variations of up to
0.7◦C were measured, and the simulated and measured values correlated with errors
within 0.2◦C. The limited range of these results leads us to suggest that this correlation
is the result of the heating trend and are not sufficient to validate the HotSpot thermal
simulator.
Long before FPGA self-heating became a key concern, Boemo et al. [106] proposed ROs
as temperature sensors in reconfigurable logic. An array of such sensors was later used
to observe the thermal behavior of a 0.22 mum FPGA [107] configured with two soft
(i.e. synthesizable) processors. This showed that a change in processing throughput
resulted in a change in temperature though these variations were very small (within
−0.8◦C and +0.7◦C from the mean temperature). Similar work was performed several
years later by Zick et al. [108] who also configured an array of ROs on a modern 65 nm
FPGA to analyze process variation and to track the aging of the chip’s fabric. While this
paper had less to do with temperature, much consideration was given to ROs design,
together with an evaluation of their bleak feature as temperature sensors.
Happe et al. [109] researched the precise design of micro-heaters and their transient
effect on temperature based on the components they are made up from (LookUp Tables
(LUTs) and Flip-Flops (FFs)) at different frequencies in order to explore the potential
maximum generated heat in FPGA platforms. To estimate the thermal map, a grid of
calibrated ROs-based theraml sensors has been utilized.
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Instead, thermal measurements of chips can be obtained using the available thermal
diode sensors. Unfortunately, the amount of these sensors is restricted because they
are area and power hungry [110]. This limitation may result in a failure to capture the
peak chip temperature, particularly when the thermal hot spot is located far away from
the placement of the sensor, which is fixed during design time, as it will be clarified in
Section 7.2.
In Chapter 7.2, we discuss the limitations of the aforementioned conventional methods
of thermal analysis in order to illustrate the need for using an IR camera-based thermal
measurement setup to accurately explore the thermal characteristics of chips at design
time. Employing a thermal camera for analyzing FPGA temperatures has been proposed
by Cochran et al. [110]. This work presented a methodology to convert the captured IR
images to estimated power patterns and demonstrated the low-pass filter effect the die
has on temperature.
Distinguishing from existing work: Neither of these papers investigated the tem-
perature of FPGA-based embedded on-chip systems to investigate the responsible parts
for the chip’s temperature increase, despite the fact that nowadays they are considered
one of the key usages of FPGAs. We demonstrate in Section 7.2.2, the dominant role of
the cache configuration on the thermal behavior of these systems and the relation be-
tween different cache parameters and the memory interface accesses. Though the power
impact of cache on a system has long been studied [111], little is known of its thermal
impact, especially when targeting FPGA platforms.
2.4.2 ASIC-based On-Chip Systems
Building such an IR thermography-based measurement setup inevitably requires remov-
ing the cooling and packaging from the chip in order to expose its silicon wafer and
thus allow the IR radiations emitted from the chip to reach the camera’s lens. Unlike
FPGA-based processors that can still properly operate after exposing its bare silicon,
due to their relatively low operating frequencies (e.g., < 100 MHz in the LEON3), mea-
suring the temperature of ASIC-based processors presents a more challenging problem
as it necessitates building an alternative IR-transparent cooling to allow the IR radiation
emitted from the chip to reach the thermal camera and concurrently counteract the very
rapid increase in temperature due to the excessive on-chip power densities.
To this end, state-of-the-art techniques [46, 102, 112] use a liquid-based cooling setup
that applies a layer of IR-transparent liquid on top of the measured chip. Through a
continuous stream of cooled liquid, the chip temperature can be controlled and thus the
setup prevents it from damage. The problem is that several aspects like thermal con-
vection may interfere with the measured IR radiation resulting in equivocal IR images.
Thus, they decrease the accuracy in a way that leads to incorrectly estimating reliability.
To demonstrate the aforementioned problem, we present in Section 7.3 a comparison
between equivocal IR images – when a thin layer of IR oil is added on top of chip during
measurements – and lucid IR images that have been captured without the addition of any
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layer on top of the measured chip. Additionally, we investigate how inaccurate thermal
analysis leads to inaccurately estimating the key reliability metrics such as SNM , RAT
and Qcrit.
Distinguishing from existing work: In addition to the complexity that comes with
building state-of-the-art in IR thermal measurements, having additional layers on top
of the measured chip is disadvantageous because of significant interference with the IR
radiation which, in turn, cause the IR images to lose its lucidity resulting in inaccurately
estimating the on-chip system reliability. Solving this prominent problem, we introduce
a novel technique (RAMA) for IR-transparent cooling that cools the chip from the rear
side allowing the camera to perspicuously capture the IR emissions as no additional layer
in between impedes the radiation.
2.5 Summary
Considering that the register file is one of the crucial parts of almost any microprocessor,
increasing the its reliability with respect to aging effects and soft errors is a prerequisite in
the nano-CMOS era. Therefore, developing new techniques for that purpose along with
a minimum impact on the cost (i.e. area, power overheads) is desirable for embedded on-
chip systems – especially for those that are designed to operate under tight constraints.
On the other hand, technology scaling has made temperature concerns one of the major
challenges that faces designers due to their negative impact on reliability. In order to
investigate the thermal characteristics of modern chips, real-time thermal measurements
obtained from an IR camera are substantially needed to provide an accurate thermal
analysis that can be employed in correctly estimating the on-chip system reliability.
Chapter 3
Reliability Estimation Through
the Interdependencies of Aging
Mechanisms
With technology in deep nano scale, the susceptibility of transistors to various aging
mechanisms such as NBTI, PBTI and HCID etc. is increasing. As a matter of fact,
different aging mechanisms simultaneously occur in the gate dielectric of a transistor. In
addition, scaling in conjunction with high-K materials has made aging mechanisms, that
have often been assumed to be negligible (e.g., HCID in PMOS and PBTI in NMOS),
become noticeable as it has been discussed in Section 1.3.2. Therefore, in this chapter we
investigate the key challenge of providing designers with an abstracted, yet sufficiently
accurate reliability estimation that combines, from the physical to system level, the
effects of multiple simultaneous aging mechanisms through their interdependencies [4].
We show that the overall aging can be modeled as a superposition of the interdependent
aging effects. Our presented methodology deviates by around 6% from recent industrial
physical measurements. We conclude from our experiments that an isolated treatment
of individual aging mechanisms is insufficient to devise effective mitigation strategies in
current and upcoming technology nodes. We also demonstrate that estimating reliability
due to an individual dominant aging mechanism together with solely considering a single
kind of failures, as currently is a main focus of state-of-the-art (e.g., [74]), may result in
75% underestimation on average.
3.1 Motivation
The International Technology Roadmap for Semiconductors (ITRS) states that upcom-
ing technology nodes introduce reliability challenges at an increased pace compared to
the last decade [32] because devices below 45 nm are increasingly susceptible to multiple
aging mechanisms. This is primarily due to the higher vertical/horizontal electric fields
within scaled MOSFETs along with the employment of the new high-K material in form-
ing the transistor’s dielectric. We therefore focus within this chapter on estimating the
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reliability with respect to the deleterious impact of aging effects, that originate at the
physical level (i.e. transistor dielectric), on the probability of failures, that may occur at
the system level (i.e. where workloads/applications run).
Aging Effects: Shrinking feature sizes leads to higher electric field strengths, as well as
higher current densities (see Section 1.3.2), which both accelerate device aging and thus
increase degradation of transistor electrical characteristics which can ultimately turn into
failures. NBTI, PBTI and HCID have become the most prominent aging mechanisms
impeding reliable transistors. Their effects on aging are more significant than others
including Time-Dependent-Dielectric Breakdown (TDDB) [113], even in current high-K
transistors [114]. While understanding the physical processes of aging mechanisms is
not entirely required at the system level, there is still a substantial need to analyze their
impact on degradations to accurately estimate reliability – this holds even more when
multiple aging mechanisms interdepend i.e. when they interact with each other.
Of the two forms of BTI, NBTI degrades PMOS transistors and PBTI degrades NMOS
transistors, whereas HCID degrades both. Over time, aging-induced degradations ulti-
mately cause transistor malfunctions and increase a circuit’s susceptibility to failures.
Such failures are mainly due to timing violations and data corruption caused by voltage
noise or radiation. We focus within the paper on how simultaneous occurring aging
mechanisms jointly increase the probability of these failures.
The Challenge of Combining Aging Effects: Recently introduced physics-based
aging models such as [15, 16] describe the detailed underlying physical process behind
aging mechanisms to interpret them. Additionally, measurements have shown that these
processes simultaneously occur [16, 51, 68]. Unlike higher-level aging models (e.g., [115]),
physics-based models are more accurate but complex as they are highly device-dependent
and computationally intensive which is due to the large number of chemical bonds which
need to be modeled along with their varying properties (e.g., the Si−H bonds affected
by BTI exhibit a wide range of density variability due to locally higher breaking rates
induced by the interaction with HCID). As these models aim to fully capture the actual
underlying physical processes – at the atomic level – along with modeling them in-depth
(e.g., interpreting aging in the order of [µ − m]sec), their computationally intensive
solutions are limited to a single transistor device – especially when aiming to study
multiple mechanisms results in a significant increase in the complexity. This makes such
solutions not feasible for designers at the system level dealing with tremendous number
of transistors, that form an entire on-chip system or a microarchitectural component
within it, in order to estimate the impact of aging on reliability during a typical chips
lifetime (e.g., in the order of years).
Finally, manufacturing variability also plays an important role as it varies transistors
characteristics which makes similar transistors be differently degraded by aging effects.
Therefore, paying attention to it is inevitable when estimating reliability.
In summary: Analyzing failures due to isolated individual aging mechanism is insuffi-
cient in order to estimate the overall reliability because the interdependencies do matter.
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Demonstrating this is our goal along with showing how the effects of multiple simulta-
neous mechanisms can be combined towards providing an abstracted, yet sufficiently
accurate reliability estimation.
3.2 Problem Formulation
System designers aim to estimate the lifetime of their on-chip systems in order to de-
termine the additional cost of sustaining reliable operation during runtime. Such an
additional cost comes through over-designing the circuits and/or employing aging miti-
gation techniques.
The challenge is that there are several interdependencies between aging mechanisms that
need to be carefully tackled to correctly estimate the degradations in the electrical char-
acteristics of transistors over time as well as their deleterious effects on reliability. Given
various aging mechanisms M = {m1,m2, ...}, the set of initial transistor characteristics1
Pt0 = {p1(t0), p2(t0), ...} (e.g., VTH , etc.), environment parameters E = {ε1(t), ε2(t), ...}
(e.g. temperature, voltage noise, etc.), and a stress condition S(t), aging can be ex-
pressed as a function APj : Mn × P|P| × E|E| × S → Pj , where Pj is the set of j
affected transistor characteristics degraded by n mechanisms. Assuming that the time





Api(m1, ...,mn,P, E, S)(t̂) dt̂ (3.1)
Due to this recursive dependency of P on transistor characteristics, P1,P2 = Ptk at
time tk > 0 for AP considering two non-empty subsets M1,M2 ⊂ M , respectively, are
generally only equal (P1 = P2) if M1 = M2.
Modeling aging mechanisms separately results in a different estimation of transistor char-
acteristics degradation than when modeling them simultaneously. For a given circuit state
S and behavior B, transistor characteristics can be abstracted to a failure probability
and, by extension, this probability can be expressed through Mi ⊂M :
Pf = PS,B,E,AP(Mi) (3.2)
Analog to the parameters, ∀Mi,Mj ⊂M ; Mi,j 6= {∅}, PS,B,E,AP(Mi) = PS,B,E,AP(Mj)⇔
Mi = Mj , at time tk > 0. A key problem is that it is impossible for system-level design-
ers to conceive how degradation of various pi(t) over time will interdepend to ultimately
degrade the entire system’s reliability, i.e. increasing the Pf (Total).
1Initial values of characteristics at t = t0 may vary from transistor to transistor due to manufacturing
variability.













Figure 3.1: Our flow for superposing multiple aging effects
The key contributions within the proposed reliability estimation are:
(1) Combining from the physical to system level, the effects of multiple aging mechanisms
occurring simultaneously based on their interdependencies and showing how considering
a sole individual mechanism results in a non-negligible reliability underestimation.
(2) Abstracting the various degradations induced by aging (see Figure 2.2) along with
radiation towards a probabilistic fault analysis which has a more meaningful interpreta-
tion of reliability, unlike state-of-the-art that employs other quantification metrics e.g.,
SNM , ∆VTH , etc. which are hard for interpreting the overall reliability degradation of
the entire on-chip system.
3.3 Degradations Modeling
In this section, we illustrate our proposed methodology of combing the effects of mul-
tiple aging mechanisms showing that the degradation of transistor characteristics is a
superposition of multiple interdependent aging effects. It is worthy to note that while
the defects induced by BTI and HCID at a given time (and given transistor characteris-
tics) can be considered independent due to their different location in the dielectric (see
Figure 3.1), the overall degradation of VTH relies on the total number of induced defects.
Over time, this will lead to interdependency between BTI and HCID since the amount
of defects induced by each is recursively dependent on VTH .
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Figure 3.2: Key aging defects in a PMOS transistor
Finally, we present our abstraction of different kinds of failures caused by aging along
with our implementation.
3.3.1 Defects due to Aging
BTI is mainly caused by continuous trap generation in the Si−SiO2 interface of a tran-
sistor, whereas HCID is caused by hot carriers2. These carriers are caused by the strong
electric field across the transistor’s channel causing kinetic energies sufficient to form
electron-hole pairs through impact of ionization, which may be injected in undesirable
areas.
2Hot does not relate to transistor’s temperature but to the ability to tunnel through of the semicon-
ductor material.
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In the following, we consider a PMOS transistor as an example for the sake of expli-
cation. However, defects in NMOS transistors are analogously induced but with the
corresponding opposite charges.
Interface Traps (NIT ): These are caused by dissociating the Si−H bonds in the
Si−SiO2 interface due to the non-epitaxial structure of amorphous SiO2 on the crys-
talline silicon. Further details can be found in [116] and Chapter 9.1. When an electric
field between gate and source is applied, holes can be captured by an Si−H bond and
combined with one of the two available electrons there resulting in weakening the bond.
This can activate the hydrogen to break the bond and diffuses away. Overall, the rates
of dissociation/healing Si−H bonds and diffusion of molecular hydrogen mainly deter-
mine the total number of unsatisfied silicon atoms (NIT ) over time. BTI is responsible
for one physical Si−H dissociation mechanism. Additionally, the Si−H bonds can also
be dissociated because of accelerated carriers in the MOSFET channel when an electric
field between the drain and source is applied. The hot carriers lose their energy due to
Coulomb scattering leading to dissociating Si−H bonds. Therefore, HCID is responsible
for the additional interface trap defects.
Self-Healing/Recovery of Si−H Bonds: Healing the dissociated Si−H bonds is the
opposite process to its dissociating. Actually, the dissociated bonds may almost be
recovered if a sufficient relaxation time is given. However, a full recovery is impossible
because the H2 may leave the gate dielectric after reaching the metal gate. In such a
case, the corresponding dissociated Si−H bond may not be healed anymore as it will
lack for a bonding atomic H. Generally, the majority of dissociated Si−H bonds (i.e. due
to BTI and/or HCID phenomenon) may immediately after heal because its H partners
are still available beside the unsatisfied silicon atoms Si+. It is noteworthy that the ratio
between bond dissociating kf and bond healing kr, (i.e.
kf
kr
), ultimately determines the
generation of NIT . Further details about the aforementioned processes of dissociating
and healing Si−H bonds are explained in [116].
Deleterious Impact of Interface Traps on the MOSFET Characteristics: Since
the interface traps are, at the end, unsatisfied silicon atoms Si+, they, indeed, lead to
undesired positive charges that may be accumulated under the SiO2−Si interface. The
latter results in less and less attracted carries during the formulation of the conducting
channel of MOSFET because of the weakener electric filed. This, in turn, manifests
itself as a shift in the MOSFET threshold voltage (VTH) because the required voltage,
to turn the transistor on, becomes higher in order to provide the same electric field that
was originally (i.e. before the generation of aging-induced defects) necessary to form the
MOSFET channel.
Additionally, the accumulated aging-induced charges at the SiO2−Si interface also result
in a reduction in the carrier mobility (µ) across the MOSFET channel. This is because
that the channel is formed from holes3 and therefore the positive induced defects/charges
and the holes within the channel will scatter each other. This makes the channel has more
3This is valid for the case of PMOS transistors which we employ as an example during our explanation
of the interface traps generation. However, for NMOS transistors, the channel consists of electrons,
instead of holes, and defects will be analogously induced but with the corresponding opposite charges.
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scattering making the carries within the channel be obstructed during their movement.
As explained earlier in Section 1.5.2, both degradations in VTH and µ lead to other
degradations in the MOSFET electrical characteristics such as the drain current (ID)
and transconductance (gm) due to the interdependencies of them.
Oxide Traps: These are partially because of Pre-Existing defects in the amorphous
SiO2 of the gate dielectric material during manufacturing. Such defects are unsatisfied
bonds due to oxide vacancies, which are not electrically active due to their neutral atoms.
However, these act as Hole Traps (NHT ) and, thus, are positively charged if a hole is
trapped. Due their spatial absence from the channel, they do not affect the transistor
carrier mobility like interface traps. Importantly, the number of hole traps is limited to
the number of the unsatisfied bonds (from manufacturing) contrary to interface traps
which are continuously generated over time due to abundance of the Si−H bonds that can
be dissociated. Beside the Pre-Existing oxide traps, other Oxide Traps (NOT ) can also
be induced over time due to the slow and irreversible dissociation of Si−O bonds [117]
which are stronger than Si−H bonds. This increases the number of available oxide traps
resulting in increasing the saturation point of hole traps within the transistor. Despite
the experimental measurements observing oxide traps when HCID is analyzed, it has
been proven that these traps are only induced by BTI which simultaneously occurs [51].
The defects caused by NBTI and HCID are shown in Figure 3.2.
Deleterious Impact of Oxide Traps on the MOSFET Characteristics:
Activated oxide traps also result in undesired positive charges within the gate dielectric.
Importantly, these charges, contrary to the interface traps, are not accumulated near
to the SiO2 − Si interface but, instead, deep within the gate dielectric. Therefore, the
deleterious impact of oxide traps on the transistor mobility is neglected because they
cannot interact with the carries within the MOSFET channel, unlike interface traps.
However, oxide traps still can weaken the electric field over the gate dielectric due
to their positive charges. This again manifests itself as an increase in the MOSFET
threshold voltage (VTH).
It is worthy to note that as more oxide traps are generated over time the probability
to have a conducting path between the two sides of the gate dielectric becomes higher.
This results in a gate-leakage current which may burn the transistor up if it is sufficiently
high due to breaking the gate dielectric down. In such a case, we say that the TDDB
phenomenon has occurred. However, with the employment of the high-K material oxide
traps are barely generated. The latter along with the increase in the thickness of the
dielectric (compared to the technology before the high-K material) makes having the
deleterious impact of TDDB is seldom4. Thus, the TDDB phenomenon is not within
the focus of this thesis.
4The probability of to have a beak down due to TDDB in the current technology node of 22nm is
smaller than 10−11 [C1].
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3.3.2 Superposition of Aging Effects
Over time, the induced defects at the physical level will degrade the following key elec-
trical characteristics of the transistor.
1. Threshold Voltage Shift (∆VTH):
The induced defects result in undesirable charges in the gate dielectric of a transis-
tor weakening the electric field between the gate and bulk. Therefore, the degra-
dation manifests itself as an increase of VTH . NIT , NHT and NOT defects, induced
by aging mechanisms over time, will contribute to ∆VTH and the role of each one
in weakening the electric field depends on the number of present defects.
As a matter of fact, each defect within the gate dielectric will contribute to the
charge buildup with a single carrier and each carrier, in turn, contributes with
its elementary charge q. Thus the threshold voltage shift (∆VTH) can be mod-
eled through the relative shift of the gate capacitance
Cdefects
Cox
, which leads to the




· (∆NIT (t) + ∆NHT (t) + ∆NOT (t)) (3.3)
with ∆NIT (t) = ∆NIT.BTI(t) + ∆NIT.HCID(t)
To obtain the number of required number of defects induced by each aging mech-
anism, we modified the analytical solutions of the differential equations [14] that
describe trapping mechanisms, with the factor d to take into consideration the
recovery of interface traps (that occurs when the voltage stress ceases) based
on [116, 118]. We also introduced HCID on top of BTI via the combination of their
simultaneous occurring physical process (i.e. NIT generation) based on [119, 120]:
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As this is not our main scope, in-depth explanation of the employed physical
aging models can be found in [14, 73, 116, 118, 120]. It is worthy to note that
BTI-induced defects are evenly distributed across the Si−SiO2 interface, where
the electric field is homogeneous, contrary to the HCID due to defects which are
concentrated near the drain (see Figure 3.2).
2. Carrier Mobility (µ) Degradation:
As explained, the induced defects harmfully impact the mobility of carriers within
the transistor channel, as the charged defects can interact with the carriers imped-
ing their passage through the channel leading to degrading the transistor’s carrier
mobility. Because hole/oxide traps (NHT /NOT ) are located deep inside the gate
dielectric away from the channel, they have a negligible impact on the carrier mo-
bility and, thus, only interface traps have to be considered here. Similarly as [121],
we model the µ degradation as follows:
µ(t) =
µ0
1 + α ·∆NIT (t)
(3.4)
with ∆NIT (t) = ∆NIT.BTI(t) + ∆NIT.HCID(t)
Where µ0 is the initial carrier mobility (i.e. µ0= µ(t=0)) and α is a device depen-
dent parameter. This empirical relationship is still the basis for many mobility
degradation models [73] and just α needs to be experimentally determined for
every new technology node.
3. Drain Current (ID) Degradation:
As a matter of fact, both VTH and µ degradations have a direct impact on the
drain current which represents the key electrical characteristic of a MOSFET. The
following equation exemplifies the existing relation between VTH , µ and ID:
ID = µ ·
Cox ·W
2 · L
(VGS − VTH)2 · (1 + ΦVDS) (3.5)
In practice, we actually rely – in our aging analysis – on a more accurate/sophis-
ticated model of ID to tackle the aforementioned dependency, provided through
the recent BSIM models (see Chapter 5 of [122]) that SPICE employ. Similarly,
other MOSFET electrical characteristics such as its transconductance (gm) (see
Section 1.5.2 and Eq 1.3), that may be influenced due to the VTH and µ degrada-
tions, can be considered during our aging analysis.
In Summary, the degradation of transistor characteristics is due to both BTI and
HCID and the overall impact of aging is a superposition of their interdependent effects.
State-of-the-art approaches [71, 74] look at VTH solely when analyzing reliability. We
show later in Section 3.6.2 (see Figure 3.12) why it is necessary to additionally take µ
into account to avoid underestimating aging-induced degradations.
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3.4 Reliability Abstraction
In the following, we present how we deal with the aging-induced degradations occurring
at the device/circuit level to provide a reliability abstraction summarizing their impacts
on the susceptibility to failures at the system level (see Figure 3.1). As an example,
we apply our reliability abstraction to SRAMs due to their susceptibility to different
reliability aspects (e.g., noise, radiation, delay, etc.) and due to their total chip area
that may reach up to 70% [123]. Additionally, SRAMs are typically used to implement
register files of microprocessors as earlier discussed (further details are in Sections (1.1
and 1.2)) which estimating as well as increasing its reliability is one of the main focuses
of this thesis as explained in Chapter 1. It is noteworthy that our proposed reliability
estimation is not restricted to a specific kind of circuits (e.g., SRAM cells) and it can
also be applied to others such as computational units.
3.4.1 Data Corruption
Data in SRAM cells can be corrupted because of the voltage noise from neighboring
circuits transferred over parasitic capacitances, supply voltage, etc. As earlier explained
in Section 1.2, the Static Noise Margin (SNM) quantifies the resiliency of the SRAM
against noise through the butterfly curve that describes the transfer characteristics of
the cross-coupled inverters within the SRAM (see Figure 1.2). Thus, it provides a metric
for data correctness and it is widely used in research for that purpose.
Aging-induced VTH degradation will shift the butterfly curve shrinking the size of the
square within and, thus, degrading the SNM of the aged SRAM, as shown in Figure 2.4.
Indeed, SNM degradation reduces the SRAM resiliency resulting in an increased failure
probability due to data corruption (Pf (Data)). Additionally, radiation can also corrupt
the SRAM data when a particle deposits its energy through an SRAM resulting in an
electrical current spike. The transconductance (gm) of a transistor determines if the
generated spike will induce charges above the Critical Charge (Qcrit) (i.e. the minimum
amount of charge required to flip/corrupt stored data). As discussed in Section 1.5.2,
both degradations in VTH and µ result in degrading gm (see Equation 1.3) and, therefore,
aging increases the probability of failure due to soft errors (Pf (Qcrit)).
3.4.2 Timing Violations
An SRAM in a (synchronous) design can cause timing violations i.e. it fails to provide
correct data in time. The capability of the SRAM (for a given sense amplifier) to drive
its bitlines within timing constraints depends on the ID of the SRAM transistors which is
reduced by the degradation of ∆VTH and µ. In other words, aging will result in a longer
read access time (RAT ) in the SRAM5 increasing the failures due to timing violations
(Pf (Timing)). Figure 3.1 summarizes how aging increases the system’s susceptibility
to failures.
5Unlike write access time which is improved by aging [124].
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3.4.3 Interpreting Aging-induced Degradations to Failure Analysis
Figure 3.16 illustrates our implementation to abstract the impact of multiple simultane-
ous aging mechanisms on the probability of failures. As shown, the model of NBTI/PBTI
together with HCID is employed to degrade the affected transistor characteristics based
on the Predictive Technology Model (PTM) [125–127] and the BSIM [128] that is uti-
lized to address the varied interdependencies between of the MOSFET characteristics
(e.g., how ∆VTH & µ influence ID & gm etc.). Then, device-level characteristics and the
corresponding circuit-level metrics (i.e. SNM , RAT , and Qcrit) are computed.

















after 10 years 



















  Q[fC] 
1009 
Induced charge [Q] 
from neutron strike 
at sea level  
Figure 3.3: Probability density function (Pdf) of both Q and Qcrit to calculate the
probability of failure when a particle strikes an SRAM cell Pf (Qcrit)
There is a variation in device/circuit-level metrics due to manufacturing variability, re-
sulting in varying susceptibilities to failures. The developed manufacturing variability
modeling was provided from semiconductor industry and corresponds to a normal dis-
tribution for the transistor dimensions.
The Passage of Particle Through Matter (Geant4) particle simulator [129] along with a
distribution of energy/flux of neutrons [130] and SRAM layers information [131] have
been employed to obtain the charges deposited in an SRAM [132]. Then, the deposited
charges distribution in conjunction with the Qcrit distribution akin to aging after the tar-
geted lifetime (e.g., 10 years) is used to compute the failure probability due to soft error
Pf (Qcrit) as shown in Figure 3.3 and later in Figure 3.7(a) but when aging phenomena
are considered. In practice, Pf (Qcrit) is calculated by folding the Probability Density
Function (Pdf) of the particle strikes (Pdf(Q)) with the Pdf of the Qcrit (Pdf(Qcrit))
as follows:
Pfail(Qcrit) = P (Q ≥ Qcrit) = Pdf(Q) ∗ Pdf(Qcrit) (3.6)
It noteworthy that the Y-axis of Figure 3.3 shows the Pdf and therefore there is no unit
there because these numbers are numeric values and have no meaning alone as we always
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need to integrate the probability density function over an interval to get a probability.
We can see well from the orders of magnitude how tremendously improbable is to get
high critical charges. This is reasonable as we analyze soft errors at the sea level.
When analyzing failure probabilities due to noise or timing, it is important to consider
the employed safety margins. These are chosen by the system designer to allow for
variability within the design (either at the beginning due to manufacturing or later on
due to aging-induced degradations). If the resulting SNM/RAT degradation exceeds
the corresponding noise/timing safety margins, failures start to occur more frequently.
In practice, after calculating the distribution of both SNM and RAT , the corresponding
probability of failure Pf (SNM) and Pf (RAT ), respectively, are calculated according the
employed safety margins. In mathematical terms the broken SRAM cells, due to SNM
degradation, are determined as follows:
SNMThreshold = SNMReference − (SNMReference · SMSNM ) (3.7)
SNMsram(sample) < SNMThreshold → broken cell (3.8)
SNMsram(sample) ≥ SNMThreshold → intact cell (3.9)
Where, SMSNM is the safety margin of SNM .
Then, the Pf (SNM) is calculated as:
Pfail(SNM) =
# broken cells
# broken cells + # intact cells
(3.10)
On the other hard, broken SRAM cells, due to RAT degradation, are determined as
follows:
RATThreshold = RATReference + (RATReference · SMRAT ) (3.11)
RATsram(sample) > RATThreshold → broken cell (3.12)
RATsram(sample) ≤ RATThreshold → intact cell (3.13)
Where, SMRAT is the safety margin of RAT .




# broken cells + # intact cells
(3.14)
In our scenario (register file of a processor) SRAM cell often has half a clock cycle
to deliver its data to the output lines. This is necessary for register files to support
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Figure 3.4: Employed safety margins define if the aging-induced degradations can be
tolerated or they cause failures
multiple accesses per clock cycle. For instance, on the rising edge of clock, data is read
and on the falling edge of a clock data is written. Therefore, RATsram(sample) >
T
2 →
broken cell with T = clock period.
Figure 3.4 presents an example in terms of data corruption failures and timing viola-
tions and how the selected safety margins of SNM and RAT can be applied to the
aging-induced SNM and RAT distributions to calculate Pf (SNM) and Pf (RAT ), re-
spectively.
Then, the total failure probability is expressed as:
Pf (Total) =
Pf (Data)︷ ︸︸ ︷
Pf (SNM) + Pf (Qcrit) +
Pf (T iming)︷ ︸︸ ︷
Pf (RAT ) (3.15)
−
Pf (Data∩T iming)︷ ︸︸ ︷
Pf (SNM ∩Qcrit)− Pf (SNM ∩RAT )− Pf (RAT ∩Qcrit)
+Pf (SNM ∩Qcrit ∩RAT )
Finally, the aforementioned steps are analogously repeated for different operating con-
ditions, e.g., temperatures (T ∈ [25, 125]), aging stresses (λ ∈ [0, 1]) and supply voltages
(Vdd ∈ [1.2, 0.7]), to build a database that provides designers with fast lookup-based
reliability estimation at the system level through a wide range of operating conditions.
3.4.4 Implementation Details of Our Reliability Estimation
To estimate RAT : The SPICE simulator6 calculates how long reading the stored value
‘0’ from the SRAM takes.
To estimate SNM : The butterfly curves of the SRAM cell is plotted based on SPICE
simulations in order to get the upper and lower squares (boxes), as demonstrated in
Figure 1.2(b). The stored value does not play any role here and only the electrical char-
acteristics of the transistors within the SRAM cell determine the shape of the butterfly
and thus the SNM value of the SRAM.
6The ngspice [133] has been employed in all presented results within this thesis.
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To estimate the Qcrit: A current source at the data point of the SRAM cell, based










An iterative approach based on the SPICE simulation, then, is employed to calculate
minimal charge to corrupt the stored data within the SRAM cell. We start first from a
minimal deposited charge Q and the SPICE simulation checks if the data stored at A
(see Figure 1.2(a)) was corrupted or if the SRAM cell could tolerate the inserted current
(i.e. deposited charge). If the data was still valid, the Q is increased and the process
repeated. Once the data gets corrupted, the minimal charge to corrupt the data will be
determined (i.e. Qcrit).
To model the impact of temperature: Temperature modeling is based on three
components. The first one is the modeling of transistors through the last recent version
of BSIM modeling from Berkeley [128]. The second component is calibrating the BSIM
model to current high-K 22 nm technology with characteristics provided by the Predictive
Technology Model (PTM). The last component is using BSIM with the SPICE front-end.
Concisely, our temperature modeling is at the device level (i.e. through SPICE along with
the employment of BSIM models) after obtained the required transistor characteristics
from the 22nm PTM model. It is noteworthy that the temperature dependence model
inside BSIM is detailed/sophisticated as the Chapter 13 of its manual describes [122].
To model the impact of manufacturing variability: As motivated in Chapter 1,
manufacturing variability is a variance in the transistor characteristics due to the man-
ufacturing processes of chips. In the nano-CMOS era, the manufacturing process intro-
duces considerable fluctuations in transistors geometries [135] and therefore their impact
needs to be taken into account, when estimating reliability. In Figure 3.5(a), the width
W and the length L of a transistor are shown. It is often that L is constant at a specific
technology node, e.g. 22 nm, while, W might be chosen by the chips’ designers.
We model the manufacturing variability as a fluctuation of the transistor geometries
based on a normal distribution 7. Then, the resulting effects such fluctuations on the
electrical characteristics of MOSFET are addressed through the BSIM modeling.
3.4.5 Failure Probability Estimation
Figure 3.6(a) shows, for the case of duty cycle λ = 0, the increase of Pf (Total) depending
on the chosen safety margins that determine if the induced degradations can be tolerated
or not (see Section 3.4). As shown, Pf (Total) exponentially decreases with higher safety
margins which, in turn, directly increase the device’s cost. For instance, a higher SNM
safety margin to cope with aging-induced SNM degradation necessitates building more
7In the experimental results within this chapter and later in the evaluations within Chapter 6, we
employ a standard deviation (σ) of 0.8 while modeling the effects of process variation.










































(b) A 3D view of an nMOSFET
Figure 3.5: Transistor geometries
robust SRAM sense amplifiers, which can negatively affect the area/power budget. On
the other hand, higher RAT safety margin leads to selling the device at lower frequency
to avoid aging-induced timing violations during its lifetime. Therefore, such an anal-
ysis in Figure 3.6(a) can guide the designer to choose appropriate safety margins that
maintain a reliable operation in the presence of aging. Figure 3.6(b) clarifies, for the
case of 10% safety margins, that multiple simultaneous aging mechanisms can increase
Pf (Total) up to 42% over 10 years on top of the failures due to manufacturing variability.
In Figure 3.7(a), we show the resulting degradation in Qcrit along with the distribution
of electrical charge deposited when an energetic particle strikes the device. These distri-
butions can be used to derive the probabilities of soft error during the device’s lifetime
in the presence of aging.
Due to just a small number of charges generated above the Qcrit, the failure probability
is very low. This is mainly due to analyzing soft error under typical operation conditions
i.e. neutrons at the sea level 8 together with VDD = 1.0 V that results in low Qcrit shifts
and, therefore, just a small change in soft error sensitivity. In Figure 3.7(b), these
8Analyzing soft error due to other kinds of particles or at higher altitudes, where higher fluxes are
available, can result in higher Pf (Qcrit).









































Failures due to data corruption
and timing violations, when multiple



















































(b) Impact of aging in the presence of manufacturing variability
Figure 3.6: Failure analysis from our proposed implementation
probabilities are combined with a neutron flux of to compute the expected number of
soft errors per year. As shown, aging can increase soft error rate by 2.4%.
3.5 Validation
Since we do not have our own experimental data to validate our results, we rely on the
published measurements in [14] to validate the VTH degradation due to NBTI and PBTI.
Then to validate the mobility degradation due to NBTI, we reply on the presented mea-
surements in [15]. Finally, to validate the drain current degradation – which represents
the key MOSFET characteristic – due to HCID as well as due to the combined effect
of PBTI and HCID, we compare our results against state-of-the-art measurements from
STMicroelectronics [16].
Figure 3.8 shows the ∆VTH due to NBTI and PBTI. The presented device dependent
parameters in [14] enabled us to match their experimental results accurately. This
ensures that employed modeling of interface traps, pre-existing oxide traps and generated
oxide traps provide proper results as the ∆VTH , obtained from our model presented in
Equation 3.3, has a good agreement with experimental measurement results.
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(b) Effect of aging on the rate of radiation induced-soft errors
























































Figure 3.8: Validation of VTH shift due to NBTI and PBTI against measurements
published in [14]
In Figure 3.9 the mobility degradation validation is presented. The experimental result
shows a slight deviation from the prediction by equation 3.4 deviation was needed to
have later a good match in the drain current validation as the latter represents the key
transistor characteristic, from the MOSFET operation perspective, and thus it has the
highest priority in our work.
Finally, in Figure 3.10 the drain current degradation is demonstrated. This is important,
as the ID degradation is the ultimate impact of the different aging-induced degradations
at the device level because it includes both VTH as well as µ (see Equation 1.2). Our
modeled prediction matches the experimental results for PBTI very well. Within the




























































Figure 3.9: Validation of mobility (µ) against measurements published in [15]. A
slight mismatch was needed to get a good matching in terms of drain current validation
presented in Figure 3.10, as the latter has the highest priority due to its prime impact






















































Figure 3.10: Validation of the combined aging model against industrial measure-
ments [16]. PBTI alone in green boxes and PBTI simultaneously occurring with HCID
in brown circles
same figure, the ID degradation due the simultaneous occurrence of both PBTI and
HCID is also presented. As it can be seen, our drain current degradation presents
a close albeit not perfect match (i.e. there is around a 6% deviation). As our drain
current degradation matches the experimental data well, it can be concluded that our
proposed methodology presented in Section 3.3.2 (i.e. NIT /NOT /NHT → Vth/µ → ID)
properly combines the effects of multiple simultaneous aging phenomena.
3.6 Aging Effects Analysis
3.6.1 Transistor Electrical Characteristics
Figure 3.11 presents the corresponding VTH and µ degradations over time, due to mul-
tiple aging mechanisms that occur either separately or simultaneously (the latter is the
focus within the work), with respect to the induced defects under different cases.
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As shown, the deleterious impact of PBTI on the transistor characteristics is quite small
(but not negligible) in comparison to other aging mechanisms, even though the number
of induced defects is higher (see Figure 3.11(a)). This is because these defects interact
weaker with the carriers in the channel. As shown in Figure 3.11(b) NBTI initially
shifts VTH more than HCID because of the pre-existing oxide traps which come from
manufacturing and, additionally, inducing oxide traps as well as interface traps (see
Section 3.3.1).
Because the electrical activation of hole traps saturates over time [14], the BTI-induced
∆VTH is dominated by interface traps in the long term. On the other hand, µ degrada-
tion only depends on charges in the proximity of the transistor’s channel (i.e. interface
traps). Thus, BTI-induced oxide traps play a weaker role here. Therefore, both BTI
and HCID have a similar µ degradation over time (see Figure 3.11(c)). Shifts due to
multiple simultaneous aging effects within Figure 3.11 are up to 6%.
It is worthy to note that the impact of simultaneous aging effects cannot be fully grasped
at this abstraction level as motivated in section 2 and thus further evaluation at the















































































a) Interface Traps b)Threshold Voltage Shift due to Aging c) Mobility Degradation due to Aging
PBTI has the most defects, but they react 
weaker with the channel carriers. NBTI,HCID 
have a similar number of defects over time
Time [sec]Time [sec]Time [sec]
Early NBTI produces the strongest VTH shift.
HCID and PBTI are weaker, but not negligible
NBTI/PBTI/HCID show similar μ degradation
Figure 3.11: Transistor degradations due to BTI and HCID aging mechanisms sepa-
rately / simultaneously considering
3.6.2 Impact of Considering Carrier Mobility
For a fair comparison, we select the work [72] as it follows similar goals. Additionally,
other state-of-the-art often employ its concept (e.g., [71]) to estimate reliability when
multiple aging mechanisms are targeted. As explained in Section 2, [71, 72] mainly con-
sider the dominant aging mechanism in each transistor of the studied circuit. Figure 3.12
presents a RAT degradation9 of an SRAM at λ = 0.5. It shows a noticeable deviation
over time compared to our proposed simultaneous aging combination that ignore nei-
ther PBTI in NMOS nor HCID in PMOS. This establishes why it is vital to not rely
only on the dominant aging mechanism when reliability analysis is performed to avoid
underestimation. Additionally, we show how solely considering VTH in analysis [71, 74]
can significantly underestimate degradation. Therefore, examining µ together with VTH
as our implementation does (see Section 3.3.2), is indeed essential.
9Delay analysis has been chosen here for consistency’s sake with [72]



















Read Access Time (RAT )
Simultaneous aging: VTH & µ [Our]
Dominant aging: VTH & µ [72]
Dominant aging: only-VTH [71]
Figure 3.12: Comparison between our proposed combination of multiple simultaneous
aging mechanisms and state-of-the-art
3.6.3 Abstracting Aging Effects at the System Level
As motivated in chapter 1, increasing the register file reliability is the key objective of
this thesis. Therefore, we estimate within this Section the impact of aging on degrad-
ing the entire register file reliability. For that purpose, diverse applications from the
MiBench benchmark suite [27] have been employed which exhibit varying characteris-
tics enabling us to explore many different possible stress scenarios in the register file of
the MIPS architecture. Its register file consists of 32 registers along with a bit-width
of 32. However, our reliability estimation can easily be performed for other architec-
tures, as it will be explored later in Section 6.4. We assume in the following estimation
experiments safety margins of 10% for both SNM and RAT which represent a good
compromise as Figure 3.6(a) illustrates.
Figure 3.13 illustrates the discrepancy that arises from considering solely an individual,
instead of multiple simultaneous, aging mechanisms even through examining both kinds
of failures. As it can be observed, considering NBTI as the most dominant mechanism
and, thus, ignoring PBTI and HCID results in an underestimation of 7%, on average.
Importantly, we present in Figure 3.14 the serious impact of considering NBTI as an in-
dividual dominant aging mechanism together with looking at only failures due to SNM
degradation as state-of-the-art techniques (e.g., [74]) do when they estimate the relia-
bility of register files. In such a case, the underestimation reaches, on average, 75% and
up to 85%. Both Figures (3.13, 3.14) demonstrate that considering NBTI as the most
dominant aging mechanism and, thus only taking it into account [74], is insufficient to
estimate the overall reliability. This is even more evident when one failure source is alone
examined leading to missing a non-negligible part of failures stemming from other degra-
dations. Therefore, performing an accurate reliability estimation necessitates analyzing
different failure sources that are induced by multiple simultaneous aging mechanisms.
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Examples of the register file failure maps, obtained from our in-house reliability esti-
mation (see Figure 3.16), are presented in Figure 3.15(a) for the patricia benchmark as
well as the corresponding failure probability distribution in Figure 3.15(b). The samples
with the higher probability of failures in Figure 3.15(b) correspond to a group of SRAM
cells which suffer more from aging (also seen in the stress map of the register files SRAM
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Figure 3.13: Register file reliability estimation comparison showing the underestima-
tion when only an individual aging mechanism is considered even through examining
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Data Corruption  
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Timing Violations 
Resulting increase from  
the two implementations 
Figure 3.14: Register file reliability estimation comparison showing the underestima-
tion when only an individual aging mechanism is considered together with examining
only a single kind of failures
All in all, the above analysis can be used by the designer to obtain an abstracted, yet
accurate reliability estimation of how defects, induced by multiple simultaneous aging
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mechanisms, at the physical level can ultimately increase the probability of failure at the
system level. Moreover, it can be used to find a compromise between cost of the chip and
its reliability by exploring different design choices (i.e. safety margins).
only-NBTI:
Pf(SNM) alone [74]
Our combined aging: both
Pf(SNM) and Pf(RAT )






































































only-NBTI: PSNM alone [74]
Our combined aging: both PSNM and PRAT
(b) Probability of failure distributions
Figure 3.15: Failure analysis of the register file SRAM cells
3.6.4 Limitations:
Attaining the reliability abstraction in terms of probability of failure through the mod-
eling of physical defects comes at higher computational time compared to concepts
discussed in 2 where the interdependencies of aging mechanisms are not taken into ac-
count. Having a meaningful interpretation of reliability at the system level together with
examining different kinds of failures compensate for this, as long the underlying tran-
sistor characteristics (e.g., dimensions, manufacturing variability, etc.) do not exhibit a
wide variance across the design, which would require multiple abstractions. Likewise,
the approach benefits from regularity in the design (i.e. the reuse of circuits). It is wor-
thy to note that when database of failure probabilities (see Section 3.4) is obtained, fast
lookup-based reliability estimations can be performed as long as the properties of circuit
(i.e. different technology node, schematic, etc.) remain the same. Our implementation
is currently limited to the most three dominant aging mechanisms (NBTI, PBTI and
HCID). The interdependencies with, e.g. TDDB, which is less pronounced, as motivated
in Section 1 and discussed in Section 3.3.1, necessitates following analogously our process
presented in Section 3.3.2 and Figure 3.1.





















































































































































































































































































































































































































































































































































































































































































Figure 3.16: Our proposed in-house implementation to bridge the gap between
application-induced stress at the system level and induced defects at the physical level




Increasing the Reliability of
Register Files against Aging
Effects
In this chapter, we propose a new means to mitigate the aging effects in SRAM-based
register files, which are particularly vulnerable to aging due to being under a continuous
stress for prolonged intervals. Based on the presented analysis, we show that aging
stress in different registers needs to be tackled using different strategies corresponding
to their access patterns. To this end, we propose to selectively increase the resiliency of
individual registers against aging effects.
Our technique Register-Internal Stress Balancing (RISB) [5] balances the aging stress
of the transistors within the cross-coupled inverters of an SRAM cell such that all tran-
sistors suffer from stress for approximately the same amount of time during operation
(i.e. having similar aging-induced degradations) – thereby minimizing the deleterious ef-
fects of aging, as earlier explained in Section 2.2.1. In other words, our RISB technique
balances the aging stress of SRAM cells within the register file towards making their
duty cycle (λ) value as close as possible to 0.5 which mitigates impact that aging has
on SRAM cells (see Figure 2.5). We present implementations in both hardware and in
software of RISB along with the incurred overhead. Through a wide range of applica-
tions, we show that our technique increases the register file reliability with respect to
aging effects by 26% on average. This is 19% better than current state-of-the-art as it
will be demonstrated later in Chapter 6.
4.1 Exploration of Aging Effects in Register Files
In this section, we present an aging stress analysis of different registers of the register file
and also of different bits inside the one register, to closely understand the aging problem
in the register file. Then, we employ this study to raise key observations which form the
foundation of our RISB technique.
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Figure 4.1: Register file statistics results gathered throughout all 16 benchmarks show
the aging stress analysis (a and b) and the probability of the most significant 16-bits
and 8-bits of a written value to be contiguous zeros (c)
Key Experimental Observations: In order to analyze the induced aging stress within
a register file of a typical RISC architecture [37], we examine the 32-bit MIPS archi-
tecture. However, our technique can be adapted to other architectures as it will be
discussed in Section 4.3.3. To take various possible stress scenarios on the register file
into account, a wide range of applications from the MiBench and MediaBench benchmark
suites [26, 27], compiled for the MIPS architecture, have been investigated (for further
details see Section 6.3). All applications have been individually analyzed, i.e. without
interruptions from other tasks or an operating system. This was necessary in order to
be able to achieve an unfalsified analysis for each application.
Other works such [86] and [87] only focus on the relation between the mean stress in
SRAM-based registers and aging degradation. However, when examining registers, the
mean duty cycle λ alone is no longer able to quantify the aging-induced stress. The
distribution of λ among the register bits must also be considered, since disregarding it
can result in a wrong estimation in some cases. For instance, if an 8-bit register contains
the constant value “11110000”, then the average duty cycle for the total 8 bits will
be 0.5, giving the impression that this register is under well-balanced stress, whereas
instead this particular register will quickly age and may even fail after some time due
to aging because half of its transistors (i.e. the PMOS transistor of one of the two cross-
coupled inverters along with the NMOS transistor from the second inverter within the
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SRAM cell) were under continuous stress for the register’s entire lifetime, as it has been
explained in Section 2.2.1.
For this we augment the duty cycle with the supporting metric, the Activity Bits Prob-
ability (ABP ) of register r is defined as: ABPr = {〈λ〉r, σλ,r} where 〈λ〉r is the mean
duty cycle, and σλ its standard deviation inside the register r. Extending this concept











where N is the size of the register file, i.e. the total number of registers.
Figure 4.1(a) shows the distribution of aging stress within the register file SRAM cells for
different (in this case 16) applications. As it can be observed, the duty cycle of register
file SRAM cells, in all the analyzed applications, is within a critical level (λ ∈ [0.69, 0.88],
mean λ = 0.8) which indicates high aging effects on the register file, because the aging-
induced degradation within an SRAM cell becomes higher when the aging stress is not
evenly distributed among the SRAM cell transistors (i.e. when the aging stress is far
from the well-balance case which occurs at λ = 0.5), as discussed in Section 2.2.1.
To obtain a closer view of the register file, we study the aging stress inside the bits of
each register to recognize which bits are more susceptible to aging. Figure 4.1(a) also
shows that the unbalanced aging stress is pronounced within the upper half of a register
– defined as the half of the register where the most significant bits are stored – more
than the lower half . As it can be noticed, the upper half is under higher aging stress
(λ ∈ [0.75, 0.98], mean λ = 0.88) and therefore the aging effects between the two halves
are not balanced. In other words, the upper half of a register will age much faster the
lower half which, as a result, degrades the reliability of the entire register file.
Towards further investigation, we analyze the aging stress in the individual registers to
study their sensitivity with respect to aging effects. Our experiments in this direction
raised a key observation: that registers which contain the same value for prolonged
intervals during execution time are largely responsible for worsening the overall aging
stress in the entire register file. The main reason behind this fact is that not updating the
stored value in the SRAM cells of a register over long time intervals results in unbalanced
stress the transistors. In other words, some transistors will be in the stress phase for a
very long time and only in the recovery phase for a short time.
As a matter of fact, this observation leads to a categorization of the registers within
a register file into two main groups: infrequent and frequent . The infrequent category
contains the registers that are infrequently written during execution time1 and the other
group contains the registers which are frequently written and hence the stored value
there is repeatedly changed. The aging stress distribution in both the infrequent and
frequent categories is presented in Figure 4.1(b). As shown, the SRAM cells within the
1We consider a register to be infrequent , throughout our analyzed applications, if it is rarely accessed
by read/write operations. Particularly, when the percentage of write/read operations occurring in that
register is less than 0.1% of the total write/read operations in the whole register file.
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infrequent category are under a higher aging stress than SRAM cells within the frequent
category due to seldom updating of the stored values, leading to higher degradations
due to aging effects.
Last but not least, it is noteworthy that the zero register presents a special case in
our analysis. In hardware, this register cannot be written to and therefore it is often
implemented using “hard-wired” SRAM cells through tied-to-gnd or tied-to-Vdd stan-
dard cells. Because of that, we do not apply any aging mitigation technique to the zero
register and we consider that it is not affected by aging effects across all experiments.
In summary, we observe through our analysis that not all registers are equally affected
by aging effects (i.e. some registers suffer from more aging stress than others) and the
aging stress across the register bits itself is not equally balanced. Moreover, the overall
aging analysis reflects the high and unbalanced aging stress on the register file such that
mitigating aging-induced stress effects is a desirable goal.
4.2 Our Proposed Technique RISB: Register-Internal Stress
Balancing
Based on the key observations obtained from our experiments (see Section 4.1), we
propose to separately address the aging effects in frequent and infrequent registers.
Firstly, we explain how our technique balances the aging stress in an entire frequent
register along with showing the required implementation to achieve that. Later, we
discuss possible implementations to also balance the aging stress within the infrequent
registers. Figure 4.2 shows the flow diagram of our technique detailed in the rest of this
section.
Frequent Registers: as it can be observed from Figure 4.1(a), the upper half of a
register often suffers more from aging stress than the lower half . We also found in our
study that this observation becomes more highlighted in the frequent registers. For that,
we propose to relax these bits by finding a way to reduce the imbalance of the duty cycle
of the individual bits of the register, and thereby minimize the aging effects.
To understand why the aging stress in the upper half is higher and in order to analyze
which bits therein should be relaxed, we investigate the probability for the case that the
most significant bits in the upper half are contiguous zeros/ones. Based on our statistics,
we found that the probability of the upper half to be continues zeros plays the most
important role. The presented results in Figure 4.1(c) illustrate that, when the 32-bit
MIPS architecture is studied, the most significant 8 bits are contiguous zeros in 84% of
the values written into the register file. Similarly, the most significant 16 bits are also
contiguous zeros in 66% of all written values, on average across all benchmarks.
We propose a two step technique for balancing the aging strss within the SRAM cells of
frequent registers of a register file. It is applied every time the register is written to.
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• Relaxing: resulting from the observation that the most significant bits often
contain the same value with little entropy, e.g. contiguous leading zeros, it is
possible to reduce the number of information bits and instead write values into
the upper bits of the register that result in balancing the aging stress on the SRAM
transistors. Since the leading bits are generally zeros, this typically implies writing
‘1’ into the upper bits – in order to compensate the induced degradations by aging
during the storage of ‘0’ – and storing the information that the bits have been
replaced in binary flags (as later clarified in the implementation section).
• Swapping: while relaxing allows for balancing of aging-induced stress in the upper
bits of a register, it is not suited to balance the stress spatially among all bits of
the register. To facilitate this, we periodically swap the values stored in the upper
and lower halves to balance the stress between them and to balance the aging
effects distribution among all the entire bits of a frequent register.
Infrequent Registers: in order to achieve a better balancing and to further mitigating
the aging effects, we propose to periodically toggle the infrequent registers, as they are
largely responsible for the deviation of the aging stress of the register file SRAM cells
from the well-balanced case where the impact of aging is minimal. Profiling information
of an application can guide us to identify infrequent registers. Then, toggling them can
be done either in software or hardware, as will be explained.
4.3 Implementation
In this section, we separately discuss the different implementations of our technique to
tackle the aging degradation in the frequent and infrequent registers. It is worthy to note
that aging stress in the frequent registers is always tackled in the hardware. Whereas in
the infrequent registers, it can be mitigated in either hard- or software.
4.3.1 Frequent Registers
Figure 4.3 explains how our technique works in detail during read and write operations.
Three extra flag bits (S-bit, M-bit and R-bit) are associated with each frequent register.
The first flag, the S-bit, is used to distinguish between the swapping case and non-
swapping case. The second flag bit (M-bit), is needed to indicate if the written value
is being manipulated through applying our technique or not. Where it is considered
manipulated when the most significant 16 or 8 bits of the written value are contiguous
zeros. Finally, and only in the case of a manipulated value, the third flag bit (R-bit), is
used to tell which subpart in the upper half has being relaxed (i.e. inverted to ones).
When R-bit is ‘1’, it indicates to that the full upper half has entirely been relaxed.
Otherwise, when it is ‘0’, it indicates that only the most significant 8 bits have been
relaxed. These flag bits are later on used to correctly read the stored value of that
register whenever an instruction performs a read operation. Initially, we clear all flag
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Figure 4.2: Flow diagram of our proposed technique. To estimate the register file
reliability before and after applying an aging mitigation technique, we employ our
presented work in Chapter 3
bits to indicate the absence of any relaxing or swapping. The swapping between the two
halves is done only in the case where the S-bit is cleared (i.e. no swapping was done in
the last write operation for that particular register). We then swap between the two
halves and set the S-bit to ‘1’ indicating the swapping case.
4.3.2 Infrequent Registers
In the following we differentiate between hardware and software implementations of
our technique for infrequent registers category and describe separately each one.
Through software, infrequent register toggling can be accomplished by inserting extra
xor assembly instructions that periodically toggle the infrequent registers. Whether or
not the register is in a toggled state needs to be determined when reading and writing
from/to the register by adding extra assembly instructions that first decode the value of
the register before it is used. A simple case for this is the move instruction which loads
or stores the value of the register. Since there is no direct hardware implementation
of the move instruction, the GNU assembler replaces it with add. Thus, for instance
move $13, 5 which loads the value 5 into register 13 is replaced with add $13, $0, 5
which has the same effect. Here, the toggling can be implemented in software, by
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Reading a value from a Reg 
 
IF (M-bit is zero) 
       value[31..0] = Reg[31...0] 
ELSIF (R-bit is one) 
       value[31..16] =  zeros 
       value[15..0]   =  Reg[15..0]  
ELSE 
       value[31.. 24] =  zeros 
       value[23..0]    =  Reg[23..0] 
 
IF(S-bit is zero) 
       output[31..0]   =  value[31..0] 
ELSE 
       output[15..0]   =  value[31..16] 
       output[31..16] =  value[15..0] 
Writing a value into a Reg 
 
IF (the most significant 16 bits are zeros) 
  M-bit = 1; R-bit = 1; value[31..16] =  ones  
ELSIF (the most significant 8 bits are zeros) 
  M-bit = 1; R-bit = 0; value[31.. 24] =  ones 
ELSE 
   M-bit = 0; R-bit = 0; // No manipulation 
 
IF(S-bit is zero) 
  S-bit = 1; // Swap between the two halves 
  Reg[15..0]   =  value[31..16] 
  Reg[31..16] =  value[15..0]   
ELSE 
   S-bit = 0; // Do not swap 
   Reg[31..0]   = value[31..0] 











IF (CycleCounter ≥ threshold) 
Stall the CPU 
Start the Toggling: 
  Toggle each infrequent register 
  Toggle the infrequent state register 
Reset the CycleCounter 
Start the CPU again 
ELSE 
Increase the CycleCounter 
 
Reading/Writing an infrequent register 
The value is always XORd with the 
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Executing 
phase 
Modifying the application to group the 
infrequent registers 
(b) Mechanism balancing the aging stress in the infrequent registers of a register file
Figure 4.3: Mechanism of selectively balancing the aging stress in the frequent regis-
ters and infrequent registers of a register file according to our proposed technique
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replacing the move instruction with xor $13, $x, 5 if the register value needs to be
toggled where $x is a register containing all ones. In the case of the move command,
the toggling can thus be implemented with no additional overhead in instruction count.
Other instructions, however, need to be replaced by multiple instructions that first
perform the xor separately.
In general, there are two scenarios in the software implementation: either there is a
register which is unused during application execution or not. If such a register exists,
it can be exploited to store the 32-bit infrequent state register. Assuming this register
is $x, a default implementation for a general instruction instr $i for the infrequent
register $i using in-register decoding is as follows:
xor $i, $x, $i
instr $i
xor $i, $x, $i
Thus adding two extra instructions in the general case (unlike the special case of, e.g.
the move instruction which takes no additional cycles). Since infrequent register accesses
comprise less than 0.1% of the total read/write accesses (typically around 100 accesses
per application), this overhead is negligible. The greater overhead arises when the
infrequent registers are toggled, as this occurs more often and involves the infrequent
state register as well as all n infrequent registers $i1 ... $in:
nor $x, $x, $zero
nor $i1, $i1, $zero
...
nor $in, $in, $zero
This toggling is performed every interval ∆t which is targeted to be around each 100k
cycles, adding an overhead of ab · (n + 1) cycles at each iteration, with ab being the
overhead for each bitwise logic operation, e.g. through the nor and xor instructions.
In our simulator, ab is equal to one cycle. The overall performance overhead for an
application with total execution time E is thus:
E
∆t




where Ak is the number of accesses to register $ik, k ∈ [1, n].
If there is no extra register available to store the infrequent state register however, there
are two possibilities. The first possibility is to use immediate values2, transforming the
instructions to:
xori $i, $i, 0xFFFF
rol $i, $i, 16
2MIPS immediate instructions operate on 16 bits.
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xori $i, $i, 0xFFFF
rol $i, $i, 16
instr $i
xori $i, $i, 0xFFFF
rol $i, $i, 16
xori $i, $i, 0xFFFF
rol $i, $i, 16
if $i is toggled, and simply inst $i if not. In this case the compiler must keep track
of whether or not the register value has been toggled. The worst performance overhead
is 8 · ab ·
∑n
k=1Ak. This method, however, has the major shortcoming that it cannot be
used inside a loop since the compiler needs to know the toggle state, and it is therefore
not usable for many applications. To allow this, it is necessary to store the infrequent
state in memory and use one of the non-infrequent registers as a temporary register $t:
sw $t, [temp_addr]
lw $t, [infreq_state_addr]
xor $i, $t, $i
instr $i
xor $i, $t, $i
lw $t, [temp_addr]
The aforementioned methods, which represents the second possibility, adds 3·(al ·2)+2·ab
cycles where al is the overhead of a load or store instruction. sw and lw both require two
store or load operations, respectively, since MIPS only allows storing/loading 16 bits at
a time. In our simulator, this overhead was 14 cycles.
Toggling the n infrequent registers can be performed as follows:
sw $t, [temp_addr]
lw $t, [infreq_state_addr]
nor $t, $t, $zero
nor $i1, $i1, $zero
...
nor $in, $in, $zero
sw $t, [infreq_state_addr]
lw $t, [temp_addr]
which adds 4 · (al ·2)+(n+1) ·ab cycles (= 17+n cycles in our simulation, where ab = 1
and al = 2 cycles). The overall performance overhead is:
E
∆t




The main challenge in implementing the software approach is finding a suitable place
in the code to perform toggling. At present, this requires manually profiling each ap-
plication and inserting the corresponding toggle instructions into the assembly code. In
practice, we were able to find a free register to use as the infrequent state register in
Chapter 4. Mitigating Aging Effects in Register Files 68
almost all benchmarks. This is due to the fact that the GNU assembler often did not
make use of the assembler temporary register $1.
The advantage of this approach is that it does not modify the hardware and therefore
has no area overhead and can be used on existing hardware. An additional benefit of
the software implementation is that it can be applied for multiple applications when
multitasking is used since it does not physically change the register file. In such a
case, each application must store its own separate register state in memory. On the
other hand, the software approach comes at the cost of performance degradation due
to the extra cycles that are required for the additional inserted assembly instructions
and possible memory accesses (e.g., to store the register state). Since only infrequent
registers are affected. However, this overhead remains low due to their small access
count, our average measured overhead being a 3.7% increase in execution cycles.
The hardware implementation can be done by gathering the infrequent registers in a
specific part of the register file. Then, periodically toggling the registers in that part over
the runtime (see Figure 4.3). A counter is needed that counts the number of cycles until it
reaches the predetermined threshold at which point toggling is performed. Additionally,
the CPU needs to be stalled during toggling to ensure that the value of the register
remains consistent before and after toggling as well as to avoid any potential conflicts
from register accesses while toggling. During a read/write operation to the register, the
value is always XORd with a dedicated infrequent state register which contains either
all zeros (non-toggled) or all ones (register value toggled) depending on the toggle state
of the register.
The hardware implementation requires the location of the infrequent registers to be
known a priori. To this end, we use a post-compilation strategy that modifies the
binary of an application. Practically, we permutate the registers to guarantee that the
infrequent registers are always located in the dedicated part in the register file. For
instance, exchanging the registers x and y means replacing all occurrence of register x
with y and similarly replacing those of y with x.
Interval Measured adpcm adpcm
qsort
(cycle) Effect encoder decoder
100
Exec. cycle overhead 80% 84% 59%
Total λ ∈ 0.5± 0.05 68% 71% 53%
100K
Exec. cycle overhead 0.016% 0.017% 0.012%
Total λ ∈ 0.5± 0.05 58% 58% 43%
5M
Exec. cycle overhead < 10−4% < 10−4% 10−4%
Total λ ∈ 0.5± 0.05 55% 23% 18%
Table 4.1: The potential effects of the chosen interval to toggle the infrequent registers
on the execution cycles and percentage of aging-balanced register file SRAM cells
The threshold of toggling the infrequent registers is chosen as 100,000 cycles in our im-
plementation. Based on our experiments this interval presents a trade-off between the
execution overhead and achieved balancing in terms of aging stress. Table 4.1 demon-
strates the potential impact of aforementioned trade-off. As it can be noticed, larger
intervals will result in less aging-balanced SRAM cells per application (i.e. the percent-
age of SRAM duty cycle that is close to 0.5 is less) but they have smaller overhead in
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terms of execution cycles. Smaller intervals, on the other hand, would be accompanied
by a noticeable performance loss but with more aging-balanced SRAM cells.
4.3.3 Other Microrchitectures
Although not our focus in this work, our proposed technique can also be applied in
other microprocessor architectures such as the out-of-order processors [38]. There, the
renaming unit can assign infrequent registers to predetermined physical registers where
the aging-induced stress is relaxed by our introduced hardware solution. Indeed, for
longer bit-width registers (e.g., 64-bit), our analysis to determine the high-stressed bits
in a register should be repeated similarly (see Figure 4.1). Actually, dividing the registers
into infrequent and frequent categories, as we propose, exists to some extent, but lessens
the more physical registers there are. The divide disappears once there are so many
registers that all of them are in effect only infrequently written, meaning all physical
registers are not used most of the time.

Chapter 5
Increasing the Reliability of
Register Files against Soft Errors
Over the last decade, and in spite of the increasingly advanced architectures, the tech-
nology scaling has raised the threats akin to soft errors to become one of the key external
sources for jeopardizing the reliability of on-chip systems in the nano-CMOS era, as mo-
tivated in Chapter 1. Soft errors caused by charged particles are dangerous primarily in
high atmospheric, where heavy energetic particles are available [136]. However, trends in
today’s nano-scale technologies such as aggressive shrinking in transistors feature sizes
along with lower operating voltages have made low-energy particles, which are more
superabundant than high-energy particles, also cause appropriate charge to provoke a
soft error in the terrestrial applications. Therefore, there is a prevailing prediction that
soft errors will become a cause of an inadmissible error rate problem in the near future
even in earthbound applications [137]. Despite the fact that the overall area footprint
of the register file is rather small, the register file is accessed more frequently than any
other microarchitectural component [97, 138], as earlier discussed in Chapter 1. Thus,
corrupted data in any register, if not taken care of, may rapidly propagate throughout
the other components of processor, leading to drastic reliability problems [138].
In other words, the rise in soft errors in critical components of shrinking architectures
has led to a prominent need to cope with their deleterious effects in the register files.
Additionally, SRAM cells of register files can also be simultaneously threaten by aging
effects as it has been shown in Sections (1.3, 3 and 4). Therefore, there is an aggravated
need for new techniques to increase the register file resiliency against soft errors and
simultaneously mitigate the aging effects. On the other hand, due to the fact that the
register file achieves an elevated average temperature [45, 46], analyzing the potential
impact of any register file protection technique on the consumed power is essential to
maintain a minimum influence on the temperature increase.
In this chapter, we address the aforementioned challenge in order to develop a light-
weight technique called Register-Embedded Self-Immunity (RESI) [1, 7] to reduce the
vulnerability of register files not only against SBUs but also against MBUs by 97% (up
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to 100%) resulting in a high system fault coverage under various scenarios. The tech-
nique is based on our observation that some register bits are not continuously used to
represent a value stored in a register. Thus, we propose to exploit the unused bits in
order to improve the register file immunity against soft errors. We demonstrate how our
proposed technique can additionally result in mitigating the aging stress in register file
SRAM cells. We also tackle the problem of the cost overhead that typically comes as
a negative side effect when the register file is protected against MBUs. Compared to
protecting the register file against SBUs only, our technique operates at lower tempera-
ture, consumes less power and still occupies a similar area footprint. The achieved result
is 63% better compared to state-of-the-art in register file protection. Finally, to com-
pare and quantify the effect of our technique, we observe its impact on the processor’s
temperature using an IR thermal camera and show that, due to consuming less power
per area, our technique also operates at a lower temperature compared to protecting the
register file against SBUs only, as it will be later discussed along with other experimental
results in Chapter 6.2.
5.1 Our Proposed Register-Embedded Self-Immunity Tech-
nique: RESI
In order to effectively utilize chip area, we propose the idea of exploiting register values
that do not require all bits for value representation, i.e. values that are generally coded
using only the lower bits of the register. The upper unused bits of that register can
be exploited to increase the register’s immunity against soft errors by embedding the
required ECC, minimizing the need for extra bits. In the following, we first apply this
idea to develop a solution to protect the register values against SBUs then we additionally
address MBUs. Finally, we present the required microarchitectures for both solutions
along with a discussion regarding the effectiveness of our RESI technique.
5.1.1 Single Bit Upsets
The required number of parity bits when the Hamming SEC code is used to protect an
w-bit data word against SBUs is p = log2w + 1. Thus, the entire code word will be
w + log2w + 1 bits and any single error occurring either in the original data word or
in the SEC code itself can be recovered [93]. Assuming that l is the number of the bits
required to represent a register value, then according to our proposed idea, the bit-width
n of the register file should cover both l and the corresponding SEC code of that value.
Therefore, the desired value of l is the maximum value which guarantees this. In other
words, l is the maximum value that holds the following condition (l+log2 l+1 ≤ n). For
instance, when studying 32-bit architectures, where each register can represent a 32-bit
value, the desired value of l will be 261. Thus, we could exploit register values that only
1Our technique can easily be adapted to other architectures. For the 64-bit architectures, the desired
value of l will be 57.
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require the lower 26 bits of a register to be represented by storing the corresponding
SEC code in the upper unused six bits.
We call such values manipulatable values. On the other hand, we call register values
which cannot embed their SEC codes (as they need over l bits to be represented) non-
manipulatable values. Figure 5.1(a) shows the percentage of register value usage gathered
from 10 different applications from the MiBench Benchmark Suite [27] compiled for the
MIPS architecture. As it can be noticed, most of the register values are manipulatable.
In other words, on average the upper six bits of 88% of the stored data in the register
file are ‘0’s. Thus, we may exploit these unused bits to store the required SEC code and

















































































Figure 5.1: Register file statistics gathered throughout various 10 applications show
the distribution of the manipulatable/non-manipulatable register values and the corre-
sponding fraction of vulnerable intervals
Additionally, the contribution of manipulatable register values to the total vulnerable
intervals is much more than the contribution of non-manipulatable register values. It
reaches, on average, 93% as reported in Figure 5.1(b) which presents the fraction of
register values in vulnerable intervals for the studied benchmarks. Therefore, embedding
the SEC codes in the manipulatable values can lead to a considerable reduction of the
overall register file vulnerability – as it will be later evaluated in Section 6.2 – since
protecting the register values during the corresponding vulnerable intervals results in
converting a large fraction of vulnerable intervals into invulnerable intervals because
soft errors during these particular intervals will be harmless.
To distinguish the manipulatable register values from the non-manipulatable register val-
ues, a 1-bit flag (called self-π bit) needs to be associated with each register. Initially, all
flag bits are cleared to indicate the absence of any protection. Whenever an instruction
writes a value to a register, it checks whether the upper six bits of that value are ‘0’s
or not. If they are (manipulatable register value case), the corresponding self-π bit is
set to ‘1’ indicating the existence of register protection. The SEC code is generated and
stored in the upper bits of the register. Hence, the data value and its SEC code are
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Writing a value into a register 
If (data [31...26] = “000000”) then 
   self-π = ‘1’ 
   register[25...0]   =  data [25…0]  
   register[30...26] =  SEC bits  
   register[31] = ‘0’ 
else 
   self-π = ‘0’  
   register[31...0] =  data [31…0]  
end if  
1: manipulatable value, the SEC can 
be embedded in the upper unused bits 
0: non-manipulatable value, the data 








Checking the upper six 






31 0 30 26 
0 
   0     SEC       data            1 
data         0 
Example: writing the value “154” into a register 
 self-π = ‘1’  
000000  00000000000000000010011010 
000110  00000000000000000010011010 
input data   = 




(a) Microarchitectural support for writing a value into a register
Reading a register value 
If (self-π = ‘1’) then 
  data[25…0]   =   decode(register[30..0]) 
  data[31…26] =   ”000000” 
else  
  data[31...0]   =  register[31...0]  
end if 
self-π: a flag to differentiate between the 









1 26 6 32 
Concat 
(b) Microarchitectural support for reading a register value
Figure 5.2: Microarchitectural support for writing and reading a register value when
our RESI protection technique against SBUs is applied
stored together in that register. In the second case (non-manipulatable register value),
the self-π bit is set to ‘0’ and the value is written into the register without encoding.
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In ‘read’ operations, the self-π bit is used to differentiate between the manipulatable
and non-manipulatable values. In the first case, the value and its SEC code are stored
together in that register and consequently the read value needs to be decoded. In the
second case, the stored value is not protected and hence does not need to be decoded.
The required microarchitectures to support the ‘read’/‘write’ operations are illustrated
in Figure 5.2.
5.1.2 Multiple Bit Upsets
In this section, we extend our idea to tackle the vulnerability against MBUs in adjacent
bits of a register as it is higher than in random bits. Therefore, we divide (based on
the interleaving concept [139]) the register value into small words and protect each of
them against SBUs, instead of generating the SEC code for the entire register value as
one word (as is the case in the conventional protection schemes). This will increase the
resiliency of the register against MBUs because an incident particle will only generate
an error when it causes more than one upset in the same divided word. Let us assume
that n is the bit-width of a register and k is the desired number of bits protected against
upsets, we propose to divide the register value into k words where each word consists
of m = n/k bits. Hence, the generated SEC code of each divided word will consist of
p-bits where p = log2m + 1. Consequently, the total number of extra bits required to
store the generated SEC codes will be N = p ∗ k. Interleaving makes the adjacent bits
of a register value always belong to different SEC codes as clarified in Figure 5.3.
Practically, we arrange the n-bit register value into a matrix M(m, k) (see Figure 5.3(a))
and encode this matrix row by row using a Hamming SEC code. Since an MBU may also
affect multiple adjacent bits in the stored SEC codes which would result in losing the
ability of recovering the corrupted register values, we also arrange the bits of the indi-
vidual generated SEC codes to alternate between each other to guarantee that adjacent
bits always belong to different SEC words. The example in Figure 5.3(b) shows that
when a particle generates upsets in x adjacent bits (either in the data bits or in the bits
of the SEC codes), where x ≤ k, the corresponding SEC codes will detect and correct
all of these upsets. However, the main drawback of the aforementioned method is that
the area overhead (imposed by storing the generated SEC bits and for the needed ECC
encoders/decoders) quickly increases. Similarly, the total power overhead (consumed
when accessing the ECC encoders/decoders) may also increase.
5.1.2.1 Reducing Overheads
To solve the problem of the high potential overheads, we also exploit the upper bits of a
register value to store a part of the generated SEC words similarly to how we protected
the register file against SBUs in the previous section. However, instead of employing
the unused bits, we define the Available Bits (AvB) of a register value as the number of
upper bits of that register value that are not actually used to represent the register value
and thus they are available for storing bits of the SEC codes. To increase the amount
of protected register values, we also include all leading bits with minimal information
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(a) The required mechanism of our RESI technique in the case of MBUs
x adjacent bits of register 
value are corrupted by an 
MBU, where x ≤ k 
Example: 
a1 a2 an 
Each bit upset belongs to a 
different SEC. Thus, all the 
bit upsets will be corrected 
by the corresponding ECCs: 
SECi, SECi+1… SECi+x-1 
 
ai ai+1 ai+x-1 
(b) Example of how stored SEC codes, when
our RESI is applied, detect and correct the oc-
curred bit upsets
Figure 5.3: Our proposed RESI technique in the case of MBUs for encoding a written
value and how the register bits need to be arranged
entropy in the AvB, i.e. values with leading ‘1’s in addition to values with leading ‘0’s,
whereas the previous term definition (unused bits) covered only the leading ‘0’s case. To
investigate how often the generated register values require the full bit-width of a register,
Figure 5.4 reports the AvB distribution for different applications. As seen, on average
97% and up to 100% of the generated register values have 8 bits available (AvB = 8) and
the percentage of the register values that have less than 8 is almost negligible. In other
words, the written register value seldom requires more than 24 bits to be represented.
Based on this property, we mitigate the high overheads that come from the presented
mechanism in Figure 5.3(a).





























































AvB=8bits AvB=16bits AvB=24 bits AvB=0 bits
Figure 5.4: Distribution of the proposed Available Bits (AvB) of register values for
different benchmarks
5.1.2.2 Microarchitectural Support
To achieve a trade-off between the potential overheads and the number of bit upsets to
be corrected, we choose k = 3. Experiments in [17] reported that 75% of soft errors
cannot generate more than 3 simultaneous upsets. Based on our observation raised
from Figure 5.4, we propose to exploit the register values where AvB = 8 to store a
part of the SEC codes generated from encoding the register value matrix as clarified
in Figure 5.3(a). The key problem then is that the processor does not have sufficient
information to make the two following decisions when a value is read from a register:
1) Is a part of the SEC codes being embedded in the AvB of that register value or not?
2) If it is, were these 8 available bits ‘0’s or ‘1’s?
The first point has been previously addressed by the proposed self-π bit associated
with each register to make the required decision and we similarly tackle the second
question. In other words, two flag bits (self-π, f) are associated with each register and
we initially clear them to indicate the absence of any protection. The first flag bit is
used to distinguish whether a part of the SEC codes is being embedded in the register
value or not and the second flag bit is used to distinguish whether the upper 8 bits
(AvB) were ‘0’s or ‘1’s. For the sake of clarity, we explain the proposed architecture in
two steps:
1) Writing a value into a register : Whenever an instruction writes a value into a regis-
ter, the upper 8 bits are checked to decide if they are available or not (i.e. leading ‘0’s
or ‘1’s). If they are available, then the register value will be protected as demonstrated
in Figure 5.3(a). Hence, the corresponding flag bit self-π is set to ‘1’ indicating the
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existence of protection and f is set to ‘1’ or ‘0’ if the upper 8 bits are leading ‘1’s or
‘0’s, respectively. The ECC encoders are then used to compute the corresponding SEC
codes for each divided word. In the second case, where the upper 8 bits of the register
value are not available, the corresponding flag bit self-π is set to ‘0’ indicating the ab-
sence of any protection and the value is written into the register without encoding (the
ECC encoders will not be activated). Figure 5.5(a) shows the proposed flow diagram to
achieve the desired MBUs protection and Figure 5.5(b) shows an example of how our
RESI technique protects a register value against MBUs.
2) Reading a value from a register : In ‘read’ operations, the self-π flag is used to dis-
tinguish between the protection and non-protection cases. In the first case, the value
and a part of the SEC codes are stored within that register value and consequently the
read value should be decoded. Similarly, f flag is used to determine if the upper 8 bits
are ‘0’s or ‘1’s. In the second case, where self-π is ‘0’, the ECC checking operations are
skipped.
5.2 On Effectiveness
Since the main target of our work is to increase the reliability of the register file with
minimum impact on the overhead, we discuss in this section the effects of our intro-
duced technique to cope with MBUs in terms of area and power as well as how it can
additionally result in mitigating the aging stress within the SRAM cells of the protected
register file.
5.2.1 Impact on Area
Because of RESI technique arranges the lower 24 bits of the register value into an M(8, 3)
matrix and encodes this matrix row by row using three Hamming SEC encoders, the
total number of generated bits will be (3 ∗ (log2 8 + 1) = 12 bits), as demonstrated
in Figure 5.3(a), 5.5). As discussed, 8 out of 12 bits will be stored within the upper
8 available bits of that register and the rest of bits have to be stored in extra 4 bits.
Therefore, instead of the need of 12 extra bits to store all of the generated SEC codes,
we now only need 4 extra bits in addition to the two flag bits (i.e. 6 extra bits in total).
5.2.2 Impact on Power Consumption
The ECC generation operations, in our architecture, are not performed with each write
operation and similarly ECC checking operations are also not performed with each read
access as occurs in the conventional protection ways. In fact, our RESI technique decides
to protect the written register value only if it has at least 8 AvB, in which case the ECC
generators are activated to compute the needed SEC codes. Otherwise, no generation of
ECCs is executed. Similarly, on every register read operation, instead of always checking
ECCs, we determine whether the ECCs are being embedded in the register value, and
only if they are, the ECC checking is performed. For that, our RESI technique promises
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(a) Hardware flow diagram illustrating the case of writing a value into a register according to our protection
technique against MBUs
Example: 
 000101110010110101101011 0101  01010000 1   1 
 
register bits extra bits 
32-bits 6-bits 
 SECs  data 
SEC1  =  0100 
SEC2  =  1010 







00000000      000101110010110101101011 
 
24-bit 8-bit 
Writing the value “00000000000101110010110101101011” 
flags 
(b) Example of how our proposed RESI technique protects a register
value against MBUs
Figure 5.5: Hardware flow diagram of our proposed RESI technique against MBUs
together with a scenario of an application of it
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to achieve a good power saving due to not performing ECC generating/checking with
each write/read operation, as will be examined in Section 6.2.
5.2.3 Impact on Aging Effects
In order to investigate the impact of our technique on, additionally, mitigating the aging
stress in the register file, we rely on our previous analysis of aging stress from different
applications that has been presented in Section 4.1. Figure 4.1 presents the analysis of
duty cycle of the register file SRAMs in the absence of any protection technique. As it
can be observed from our analysis that the upper half of the register file suffers from
higher aging stress compared to the lower half. In other words, it is most likely that
the bits belonging to the upper half will age faster than the lower part which threats
the reliability of the entire register file. Moreover, the mean aging stress of the total
register file is also far from the well-balanced case (0.5) and falls in a critical level (0.8 on
average). In fact, this observation is compatible with the results presented in Figure 5.4
which reported that the AvB of around 80%, on average, of the written values is 16, i.e.
the upper 16 bits in 80% of the values written into the register file are either continuous
zeros or ones. This, in turn, makes the corresponding SRAM cells, that store these bit
values (the upper half of the register file practically), strongly suffer from aging stress
(see Figure 2.5) because half of the SRAM transistors (i.e. a PMOS transistor from one
of the cross-couple inverters along with an NMOS transistor from the second inverter,
as illustrated in Figure 2.3) will be continuously under aging stress for the majority of
lifetime. Since we propose to embed the required SEC codes in the upper unused bits of
a register, it is expected that the aging stress in these bits will be moderated as they are
no longer leading zeros or ones (i.e. continuous aging stress) over the most of execution




After explaining the experimental setup that we employed to evaluate our proposed RESI
and RISB techniques, we demonstrate how our RESI technique increases the register file
reliability with respect to soft errors and we also clarify the achieved balancing in terms
of aging-induced stress in the register file SRAM cells. Then, we study the systems fault
coverage after implementing our RESI technique by applying different fault injection
simulations representing varied scenarios [1]. Afterwards, we study the impact of our
RISB technique on balancing the aging stress within the register file SRAM cells and
then we evaluate its impact on mitigating the aging-induced failures [5]. Finally, we
present our software/hardware-based techniques to evaluate the overall impact of aging
effects in the register file when conforming workloads are running on top of an embedded
on-chip system [2]. The estimations of the register file reliability for the purposes of
evaluating the effectiveness of our techniques and the comparison with state-of-the-
art are performed through the employment of our proposed reliability estimation in
Chapter 3.
6.1 Experimental Setup
To take into account various register file utilization scenarios, we use a wide range of
applications from the MiBench and MediaBench Benchmark Suites [26, 27] compiled for
the MIPS architecture [140]. For a fair comparison, we consider the following versions
of the MIPS processor in order to fairly evaluate our RESI and RISB techniques:
Base : The regular i.e. unmodified processor where the values are stored in the register
file without any modification (i.e. neither protected nor manipulated).
FullySBU : A fault tolerant version, where the register file is fully protected against
SBUs through the Single-Error Correcting and Double-Error Detecting (SEC-DED)
code [141].
IRR: A fault tolerant version, where the “In-Register Replication” technique [99] is
81
Chapter 6. Evaluation, Comparison and Advantages 82
implemented to protect the register file against both SBUs and MBUs (details of the
technique are in Section 2.3).
RESI-SBUs: A fault tolerant version, where our RESI protection technique against
SBUs is implemented (details of the technique are in Section 5.1.1).
RESI-MBUs: A fault tolerant version, where our RESI protection technique against
MBUs is implemented (details of the technique are in Section 5.1.2).
RISB : An aging-aware version, where the aging effects in the register file SRAM cells
are mitigated through our RISB technique (details of the technique are in Chapter 4).
BR: An aging-aware version, where the aging effects in the register file SRAM cells are
mitigated through the state-of-the-art “Bit Level Rotation” technique [84] (details of
the technique are in Section 2.2.2).
6.2 RESI Technique Evaluation
To study the power and area overheads in ASICs, we utilize the Synopsys compiler tool
together with the TSMC technology library [142] in order to analyze the different ECC
encoder/decoder designs. The required setup for the hardware evaluation is done by
implementing and synthesizing a VHDL model of the DLX processor for a Xilinx Virtex2
FPGA [143]. The DLX CPU has been used there because we target 32-bit embedded
processors as well as it is based on the MIPS architecture. The RTL implementation of
required ECC encoders/decoders are based on the open-source Hamming VHDL code
in [141].
To also evaluate the impact on the temperature, we capture the IR images with a DIAS
Pyroview 380L thermal camera [144]. It operates at rate of 50 Hz with a spatial resolution
of 50µm. In order to accurately monitor the processor’s IR emissions, it was necessary
to remove the chip’s packaging to expose the silicon wafer since the packaging distributes
the temperature and thus the ability of precisely reading the processor’s temperature,
emitted from the backside of the test FPGA chip, is lost. Once the measurements have
been obtained, the camera sends the captured thermal images to host a PC for analysis.
Our experimental setup is shown in the left side of Figure 6.4 and further technical
details regarding the IR thermal measurements will be later presented in Chapter 7.2.
6.2.1 Impact on Area
To demonstrate the potential impact on area after implementing our technique compared
to the FullySBU version, we consider a (32x32) register file as an example, which is
typical for MIPS architectures [37].
The extra bits: Practically, we arrange the lower 24 bits of the register value into an
M(8, 3) matrix and encode this matrix row by row using three Hamming SEC encoders.
Thus, the total number of bits of the generated SEC codes will be (3 ∗ (log2 8 + 1) = 12)
bits (see Figures 5.3(a) and 5.5). Thereafter, 8 out of 12 ECC bits will be stored in the
upper eight AvB bits of that register and the rest of bits are stored in extra bits. As a
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result, instead of the need of 12 extra bits to store all of the generated SEC codes, we
now only need 4 extra bits in addition to the two flag bits (i.e. 6 extra bits in total).
Thus, our RESI technique comes with a similar overhead in terms of the number of extra
bits as compared to protecting the register file against SBUs only (i.e. FullySBU )1.
The ECC Encoders/Decoders: Our technique requires three Hamming (8-bit) en-
coders, instead of one Hamming (32-bit) encoder. Similarly, it needs three (12-bit)
decoders instead of one (38-bit) decoder. To investigate the required area of using three
(8-bit) encoders plus three (12-bit) decoders against using one (32-bit) encoder plus
one (38-bit) decoder, we implemented and synthesized two different versions of encoder-
s/decoders. For a more general comparison, we targeted both ASICs as well as FPGA
platforms (a Xilinx Virtex2 [143]). As shown in Table 6.1, the total area (for the both
platforms) of using three of Encoder(8-bit) is smaller than using one Encoder(32-bits).
Similarly, employing three of Decoder(12-bit) also comes at a smaller area than one
Decoder(38-bits).
The aforementioned comparisons both in terms of the total extra bits and required ECC
encoders/decoders, show that our RESI technique occupies a similar area footprint,
compared to fully protecting the register file against SBUs only (i.e. FullySBU ), while
it protects the register file against MBUs.
6.2.2 Power Consumption
Table 6.1 presents also the power results for different Encoders/Decoders for the ASIC
case. As it can be noticed, using three Encoder(8-bit), consumes less power compared
to one larger Encoder(32-bit). Moreover, three Decoder(12-bit) come with less total
power consumption than one Decoder(38-bit). The total power consumed in the extra
hardware components required for our architecture is computed by multiplying the total
number of access of a particular component by the dynamic power consumption per
single operation in addition to considering the corresponding leakage power.
Total Power Overhead =
α · Pdetector + ε · Pchecker + β · Pdecoder + ϑ · Pencoder
ExecutionT ime
+ L;
L = Ldetector + Lchecker + Ldecoder + Lencoder
There, α is the total number of ‘write’ operations. In fact, whenever a new value is
being written into a register, the detector will check it to decide if it is manipulatable
value or not. Similarly, ε is the total number of ‘read’ operations and the checker checks
the read value if it is manipulatable or not. β is the total number of ECC decoding
operations and ϑ is the total number of ECC encoding operations. Ldetector, Lchecker,
Ldecoder and Lencoder are the leakage power of the detector, checker, decoder and encoder
components, respectively.
1The number of required ECC bits is log2 32+1 = 6. In the case of a dual-error detection, it becomes
log2 32 + 2 = 7.
Chapter 6. Evaluation, Comparison and Advantages 84
Additionally, the ECC generation operations are not performed with each ‘write’ oper-
ation and similarly ECC checking operations are also not performed with each ‘read’
access. As a matter of fact, our RESI technique decides to protect the written register
value only if it has at least eight available bits (i.e. AvB = 8), in such a case the ECC
encoders are activated to compute the needed SEC codes. Otherwise, no generation of
ECCs is executed. Similarly, on every register ‘read’ operation, instead of always check-
ing ECCs, we determine whether the ECCs are being embedded in the register value, and
only if they are, the ECC checking is performed. Figure 6.1 reports the power savings
when the register file is protected through our RESI to cope with MBUs compared to
FullySBU. As it can be seen, the power saving in all benchmarks is relatively high reach-
ing 69% on average and up to 76%. In short, the main reason why our RESI technique
has low power consumption due to the usage of a less complex ECC Encoder/Decoder
and due to not performing ECC generating/checking with each ‘write’/‘read’ operation.
It is noteworthy that because our architecture utilizes lighter ECC encoders/decoders
independent of the actual ECC implementation, using an enhanced implementation of














3 6.2 64 15 0.31
(8-bit)
Encoder
17 10.2 273 102 1.26
(32-bit)
Decoder
14 9.0 160 33 0.71
(12-bit)
Decoder
43 14.9 817 315 3.24
(38-bit)
Table 6.1: Comparison of area, delay, and power for different Hamming encoders and
encoders
6.2.3 Impact on temperature and performance
Our thermal setup mentioned in 6.1 has been employed to accurately obtain the chip’s
temperature after implementing different versions of the DLX processor. We also pre-
pared a testbench which toggles all bits of the register file in an infinite loop (i.e. from
leading ‘1’s to leading ‘0’s and vice versa), which represents the worst case scenario
for the register file in terms of power consumption and it results in to maximizing the
potentially generated heat/temperature. The processor thermal images of the three
implementations are shown in the right side of Figure 6.4 and illustrate that the in-
crease in the processor’s temperature after implementing our technique is less than the
temperature increment in the case of FullySBU.








































































Figure 6.1: Power saving (for the case of ASIC estimation) in our RESI technique for
MBUs compared to FullySBU, i.e. protecting the register file only against SBUs



















Base FullySBU Our RESI-MBUs
Figure 6.2: Total processor power consumption behavior during runtime (for the
FPGA implementation) shows that our RESI technique consumes less power
To understand why our RESI technique keeps temperature low, it is worthy to note
that it occupies similar area to FullySBU as discussed in Section 6.2.1. Furthermore,
both techniques consume the same leakage power which is relatively constant in FPGAs
at a given temperature. In other words, the difference in power consumption per area
mainly comes from the dynamic power consumed from accessing the ECC encoders and
decoders. For a deeper clarification, results in Figure 6.2 present the average consumed
power of the processor during runtime estimated using the Xilinx Xpower tool [143].
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Figure 6.4: The used experimental setup for our thermal measurement (left) and the
obtained chip thermal image of the three implementations
Because our architecture consumes less power at similar area footprint, its power density
is lower, compared to the FullySBU case, which corresponds to less generated heat.
To measure the performance loss, the increase in the delay of the critical path is
used as a metric. The overheads (normalized to the Base version of the processor)
in terms of delay, power consumption and temperature are summarized in Figure 6.3.
There, the presented power is the averaged power consumption estimated by the Xilinx
Xpower tool [143]. As it can be noticed, we achieve 31%, 75% and 30% reduction in
terms of power consumption, delay overhead and temperature, respectively compared
to FullySBU. The improvement in delay is due to the fact that the latency of our ECC
encoders/decoders is smaller (as they are less complex) compared to the larger ECC
encoders/decoders in the case of FullySBU. The shown delay results in Table 6.1 also
indicate to the aforementioned issue.
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6.2.4 Register File Vulnerability
In order to investigate the advantages of our technique in terms of vulnerability reduc-
tion, we used the AV F metric which is described in Section 2. To this end, we extracted
the vulnerable and invulnerable fractions of time for each bit in the protected register
file (including the extra bits). For the original data word and the corresponding SEC
code, any single error in the produced code word can be recovered [93]. Any MBU
protection technique aims to correct the multiple occurred bit upsets in the targeted
register. If it is capable to correct all of them (we target up to 3 bit upsets in a register
value as earlier mentioned), then the corresponding vulnerable interval is considered as
invulnerable since the corrupted value has been corrected. Considering the flag bits,
since the self-π flag bit is not protected, it is considered vulnerable when the next access
to its register will be a ‘read’ operation because the occurred bit upset can corrupt the
read value and harm other CPU components as well and is considered invulnerable when
the next access is a ‘write’ operation because the bit upset will be harmless due to the
overwriting. The f flag bit vulnerability depends, however, on the self-π status (i.e. it
is vulnerable when self-π is ‘1’).
We compare our results with the IRR technique [99] and the partial protection scheme [101].
These techniques have been selected because they have a similar goal, i.e. increasing the
register file immunity against soft errors with minimum overhead. Figure 6.5 reports the
AVF reduction compared to the other competitors after implementing our RESI tech-
nique against SBUs (RESI-SBUs) and against MBUs (RESI-MBUs) (see Section 5.1).
As shown, the achieved AVF reduction in all of the applications is high and reaches










































































N = 4 N = 8 N = 12 IRR RESI-SBUs RESI-MBUs
Figure 6.5: Comparisons of the register file vulnerability reduction. ”N” represents
the number of protected registers in the partial protection scheme
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Compared to the partial protection scheme, we always achieve a higher AVF reduction
for all of the varied cases of N . There, N is the number of the protected registers in the
partial protection scheme. Similarly, we also achieve a better AVF reduction (around
63% on average) compared to the IRR technique.
6.2.5 Aging Stress Balancing
As discussed in Section 5.2.3, our RESI-MBUs technique, additionally, mitigates the
aging effects in the register file SRAM cells. This is because that the upper half of the
register file suffers from higher aging stress compared to the lower half as our analysis,
in the absence of any protection technique, within Figure 4.1, illustrates. Therefore,
embedding the generated bits of SEC codes in the upper unused/available bits of a
register results in balancing the aging stress in these bits as they are no longer leading
zeros or ones (i.e. continuous aging stress) over the most of execution time.
As earlier in Section 2.2.1 clarified, the deleterious effects of aging on 6-T SRAM cell are
mitigated when the corresponding duty cycle is close to 0.5 (well-balanced case) because
the stress on the transistors of the two cross-couple inverters will be evenly distributed.
For that, to demonstrate how our technique relaxes the aging stress on the protected
register file bits (i.e. register file bits as well as the extra bits), we present in Figure 6.6
the improvement compared to the FullySBU in terms of the percentage of the duty cycle
values of the individual register file bits that are within the range of λ ∈ [0.4, 0.6].
The reason behind choosing this range is that the reliability degradation for these duty
cycle values is much smaller than the degradation when the duty cycle falls outside of this
range. This is due to the fact that the minimum degradation due to aging occurs when
λ=0.5 (as clarified in Figure 2.5) because aging stress will be evenly distributed between
both cross-coupled inverters transistors existed in the SRAM cell (see Figure 2.3 and
further details have been presented in Section 2.2.1). This observation is also consistent
with other research [84, 85].
As it can be observed in Figure 6.6, compared to the FullySBU case, our RESI technique
considerably increases (on average 47% and up to 100%) the percentage of the duty cycle
values of the individual bits, that are within the targeted range where the aging-induced
reliability degradation is minimum2. In fact, storing the ECCs in the upper available
bits is the main reason behind balancing the aging stress there. In other words, instead
of having a constant stress due to storing leading ‘0’s/‘1’s most of the execution time,
embedding the ECC bits results in frequently changing the applied aging stress which
helps in balancing the corresponding duty cycle. It worthy to note that our investigation
in Chapter 4 established that frequently-written SRAM bits have a better (i.e. more
balanced) aging stress than infrequently-written SRAM bits.
Moreover, the aging effects are directly related to the operating temperature (as estab-
lished in Section 1.5) and, compared to FullySBU, our technique operates at a lower
2We found that storing the ones’ complement of the generated SEC codes in the AvB results in better
aging mitigation.
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temperature as discussed earlier in Section 6.2.3. This, in turn, neutralizes the delete-
rious impact of temperature on aging when our RESI technique to increase the register



































































































(a) Comparison in terms of the percentage of the duty cycle values of the individual protected register file bits



























































































(b) The corresponding improvement analysis
Figure 6.6: Impact of our RESI technique on mitigating the aging effects
When we looked individually at the two flag bits (self-π, f ) which are required in our
architecture, we found that the corresponding duty cycle of each flag is not well balanced
which makes both of them suffer from aging and may fail as a result. One solution to
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address this point could be implementing the two flag bits in 8-T SRAM cells which
are more resilient to aging than 6-T SRAM cells [146]. The 8-T SRAM cell comes with
an additional two NMOS transistors compared to the 6-T SRAM cell. Therefore, the
area overhead would be slightly increased but it might be tolerated as it would only be
required for the two flag bits.
6.2.6 Fault Coverage Estimation
Towards further evaluation in terms of the impact of our introduced technique on the
immunity of the register file against soft errors, we used a fault injection environment
to estimate the system fault coverage, similarly to [147, 148]. In our fault injection
environment, faults are injected on the fly while the processor executes an application.
In each fault injection simulation, one of the 32 registers is randomly selected. Likewise,
the cycle at which soft errors are injected is randomly chosen. In the case of injecting
an SBU, one bit in the faulty register is picked at random and flipped. For MBUs, three
bits in the faulty register are randomly chosen and then flipped. For a wider and more
general investigation, we examine the case where these upsets occur only in adjacent bits
as well as the case where they occur in random locations of the faulty register. We also
consider a realistic distribution of MBUs generated by neutron irradiation [17], where
the number of bits upset is up to 9 bits. Since injected faults might produce an infinite
loop, a timer was implemented for the required number of execution cycles and we stop
the simulation when the cycle count exceeds the number of cycles in the fault-free case.
When a simulation terminates, the corresponding output information (final results, con-
tent of the register file, execution time and state of the processor) is stored and used to
classify the simulation to one of the following categories:
Issue-Less: The application normally terminates, the results are correct and the con-
tent of the register file is identical to that of the fault-free case.
Latent : The application normally terminates, the results are correct but at the end of
simulation the content of the register file is different from that of the fault-free case.
Failure : The rest of the cases fall under this category and lead the processor to fail
either in terminating normally or in computing the expected results in the time of the
fault-free case (e.g., invalid address exception).
Each benchmark was simulated 1000 times. As a result, 1000 soft errors were randomly
injected in the register file. This number complies with those used by other researchers
and is chosen as a trade-off between accuracy and simulation complexity. In fact, we
found that an increase from 1000 to 10,000 results in only a marginal accuracy increase
(less than 2%) while the simulation time significantly increases (approximately by a
factor of 10).
The IRR technique, similarly to ours, requires a flag bit associated with each register in
order to distinguish between the case where the written value is replicated within the
register (i.e. protection case) and the case where the value is written within the register
without replication (i.e. non-protection case). Two parity bits (one for each replica) are
needed to detect where the soft errors occurred and which replica is correct. Therefore,
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we first inject the faults only in the register file (i.e. without the extra bits). In such a
case, using the same amount of injected faults for both IRR and RESI techniques is fair
because the targeted area footprint is the same. Then, we target the entire protected
register file component (i.e. the original register file bits as well as the extra bits) and,
there, the amount of injected faults should be increased to take the increase due to the
extra bits into account, as later will be demonstrated.
Table 6.2 presents the results of the different scenarios in both cases of random and
adjacent MBUs injections. As it can be seen, our technique maintains a very high
level of fault tolerance compared to the other versions (Base and IRR) and it improves
the register file resiliency against soft errors by considerably reducing the number of
errors as is depicted in the Table. Since latent errors have no effect on the output of
an application, they are less harmful. This means that we can safely add the Latent
category to the Issue-Less category since in both categories the final results are still
completely correct. Figure 6.7 reports the system fault coverage in the case of SBUs
injection. As shown, our presented technique achieves better results compared to the
IRR technique. The system fault coverage is on average 96%. In the case of injecting
10,000, it reaches 98%, on average, and up to 100% in some benchmarks.




Base 536 536 467 590 230
IRR 689 706 688 701 669
RESI-MBUs 817 832 785 870 721
random
MBUs
Base 615 619 510 615 267
IRR 706 720 702 728 686




Base 117 133 78 139 237
IRR 78 89 83 124 219
RESI-MBUs 77 119 83 92 209
random
MBUs
Base 137 105 75 137 245
IRR 75 80 77 116 198




Base 347 331 455 271 533
IRR 233 205 229 175 112
RESI-MBUs 106 49 132 38 70
random
MBUs
Base 248 276 514 248 488
IRR 219 200 221 156 116
RESI-MBUs 111 47 149 61 103
Table 6.2: Processor behavior for adjacent and random MBUs injection per 1000
simulation runs
When injecting MBUs, the system fault coverage after implementing our technique is also
high and reaches, on average, 86% and 80% for the case of adjacent and random MBUs,
respectively, as shown in the Figures (6.8 and 6.9). Moreover, our RESI technique
achieves better results than IRR technique in all of the various applications for both
scenarios. In order to cover more scenarios, we also considered a realistic distribution of
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MBUs generated per soft error due to neutron irradiation of SRAM presented in [17].
According to the applied distribution, the number of bits upset is up to 9.
Figures (6.10 and 6.11) report the results for the case of injecting adjacent and random
MBUs. As shown, implementing our RESI protection technique makes the system ef-
fectively cope with MBUs. Indeed, RESI increases the system fault coverage by 44%
and 20%, compared to the Base version, for the case of adjacent and random MBUs,
respectively, and the system fault coverage in both cases reaches, on average, around
96%. This result, in turn, is higher compared to the results in the previous experiments
(shown in Figures (6.8 and 6.9)) because the applied distribution also results in SBUs
and 2-bit upsets.
Additionally, we demonstrate in Figures (6.12 and 6.13) the system fault coverage com-
parison for both adjacent and random MBUs, respectively, when the faults are injected
in the entire protected register file component (i.e. register file bits as well as the ex-
tra bits). Since our RESI-MBUs requires more extra bits than the IRR technique and
therefore occupies a larger area, the probability of particle hitting our protected register
file could be higher. Thus, for a fair comparison, we inject 20% more faults more faults
in the RESI-MBUs case which is a representative of the number of extra bits in our
architecture. As it can be noticed in Figures (6.12 and 6.13), we still achieve better re-










































Base IRR [99] Our RESI-SBUs
Figure 6.7: System fault coverage comparison for different benchmarks in the case of
SBUs injection










































Base IRR [99] Our RESI-MBUs
Figure 6.8: System fault coverage comparison for different benchmarks in the case of









































Base IRR [99] Our RESI-MBUs
Figure 6.9: System fault coverage comparison for different benchmarks in the case of
MBUs occurred in random bits of the register file











































Figure 6.10: System fault coverage comparison for different benchmarks in the case











































Figure 6.11: System fault coverage comparison for different benchmarks in the case
of random MBUs when a realistic fault distribution [17] is applied










































IRR [99] Our RESI-MBUs
Figure 6.12: System fault coverage comparison for different benchmarks in the case of
adjacent MBUs when a realistic fault distribution [17] is applied and the entire protected










































IRR [99] Our RESI-MBUs
Figure 6.13: System fault coverage comparison for different benchmarks in the case of
random MBUs when a realistic fault distribution [17] is applied and the entire protected
register file is under evaluating
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6.3 RISB Technique Evaluation
Similarly, we employ various diverse applications from the MiBench and MediaBench
benchmark suites [26, 27] in order to evaluate the effectiveness of our proposed RISB
technique. Such a wide range of applications exhibits varying characteristics enabling us
to cover many different possible aging stress scenarios in the register file. The profiling
information is gathered from an initial run of each application on a 32-bit MIPS archi-
tecture simulator. First we analyze the potential overhead of our technique and then we
explore its impact on balancing the aging stress in the register file SRAM cells. Finally,
we employ our proposed reliability estimation in Chapter 3 to evaluate the impact of
our RISB technique on reducing the probability of failure due to aging along with a
comparison to state-of-the-art.
6.3.1 Potential Overhead
To investigate the total overhead of implementing our technique, for both cases of hard-
ware/software, in terms of area and power, the Synopsys Design Compiler has again been
used. As explained earlier, the frequent registers are always relaxed in the hardware and
we mean by the hardware/software case, the corresponding implementation to tackle
the aging stress in the infrequent registers. As a matter of fact, our technique requires
three flag bits associated with each frequent register in addition to the infrequent state
register (only in the hardware case). The total area of extra components is 1402 µm2
and 1073 µm2 for the case of hardware3 and software, respectively. The total additional
consumed power, for each application, is demonstrated in Figure 6.14. On average, it
reaches 129 µW and 109 µW which can increase the register file power consumption by
approximately 1.8% and 1.4% for the hardware and software cases, respectively. From
the power density perspective, our technique still roughly consumes a similar power per
area resulting in operating at a similar temperature. This, in turn, neutralizes the influ-
ence of temperature on accelerating aging effects when our technique to mitigate aging
is applied.
We also found that the extra three flag bits associated with each frequent register (as
clarified in Figure 4.3) slightly increase the access latency with around 1.6% (roughly
estimated by Faraday Memory Compiler Architecture [149]). Moreover, the conver-
sion operation would affect the processor performance only if the decode/register-access
would be on the critical path and reduce the frequency. However, this is not the case
for the DLX and LEON3 CPUs when implemented on a Xilinx Virtex-5 FPGA.
On the other hand, our experimental results show that, on average, the number of cycles
required for executing an application is only marginally increased (<0.01% on average).
Last but not latest, despite the infrequent registers being scarcely read or written, we still
investigate the total read/write operations occurring in the infrequent registers during
the execution of an application to ensure that the XOR component, which is required
to maintain a correct writing/reading, will not be often accessed. We found that, on
3The relative overhead is around 2.5% when the same TSMC library for the register file is used.




























































































Figure 6.14: Total power overhead after implementing our introduced RISB technique
to mitigate the aging effects in the register file
average, only 0.08% and 0.07% of the total write and read operations, respectively, occur
in the infrequent registers.
6.3.2 Aging Stress Balancing
Figure 6.15 presents the aging stress analysis of the lower and upper halves of the
register file and of the total register file after applying our technique4. As it can be
seen, our technique drives the aging stress of the register file SRAM cells towards the
well-balanced case of λ = 0.5. Moreover, the aging-induced stress is evenly distributed
between the lower and upper halves of the register file (the aging stress of both of them
is around 0.5) and the upper half is not anymore suffering from higher aging stress than
the lower half as it was in the Base case, where no aging mitigation technique is applied
to the register file, (see Figure 4.1(a)). Since our technique requires three additional
flag bits, the corresponding duty cycle of each flag bit also needs to be analyzed. On
average, it reaches 0.54, which reflects that the aging stress in the flag bits is also well-
balanced. This is because that the flag bits are frequently updated resulting in avoiding
the constant aging stress that may be applied to the SRAM cell transistors when the
same logic value is stored for prolonged intervals.
4In this evaluation, the hardware approach has been considered to mitigate the aging effects in the
infrequent category.





















































































meanλ (lower half ) meanλ (upper half ) meanλ (total RF ) STDV (σλ)
Figure 6.15: The aging stress evaluation in the register file after implementing our
technique using the small input data set (profiling phase)
6.3.3 Sensitivity to input data
Generally, applications are subject to different input data during runtime than were
used in the profiling phase. To explore how susceptible the results of our technique are
to these inputs and provide a fair evaluation, it was necessary to repeat the experiments
with different input data sets. Figure 6.16 shows the corresponding aging stress result
for each benchmark. As shown, the aging stress of the lower/upper half and the total
register file are still very close to the well-balanced value of 0.5 and the results are very
close to those presented in Figure 6.15. In other words, modifying the input data does
not significantly worsen the results and our technique does not rely too much on the
input data set.
Towards more investigating of how effectively our technique balances the aging stress
in the individual bits of the register file, we gathered the duty cycle (λ) of each bit
to build a corresponding histogram. Figure 6.17 demonstrates a comparison, in terms
of the percentage of the λ values that are within the range of [0.4 - 0.6], among the
Base case and the two different aging relaxing strategies of our proposed technique.
Indeed, this range in these experiments has been selected because the aging-induced
stress is approximately balanced there and the reliability degradation is minimum. In
the first case (called fixed strategy), the aging stress in all registers is tackled using the
same strategy, i.e. we consider all the registers as frequent and similarly relax them
as explained earlier (see Figure 4.3). Where in the second case (selective strategy), we
selectively tackle the aging effects in the register file (i.e. aging stress in different registers
are differently balanced/mitigated according to their classification frequent/infrequent).












































































meanλ (lower half ) meanλ (upper half ) meanλ (total RF ) STDV (σλ)
Figure 6.16: The aging stress evaluation in the register file after implementing our
technique using the large input data set (execution phase)
As shown in Figure 6.17, mitigating selectively the aging stress in the register file,
which represents the key idea behind our technique, is more effective than applying one
aging strategy for all registers, i.e. treating all register similarly. Our technique (after
implementing the selective strategy), across all benchmarks, considerably increases the
percentage of λ values that are within the range of [0.4 - 0.6] and the increase reaches
3.3x, on average, and up to 6.2x. This, in turn, promises to mitigate the aging-induced
reliability degradation in the register file because the aging stress is well-balanced in the
majority of the register file bits.
6.3.4 Failure Analysis and State-of-the-art Comparison
It is worthy to note that other techniques based on toggling the entire register file at
a statistical aging standpoint works fine only if aging stress remains approximately the
same across the running applications. Varying aging-stress cases from multiple appli-
cations may be interleaved resulting in unbalancing the overall aging stress. Assum-
ing two applications with 0.1 and 0.9 mean λ and a toggling interval corresponding
to the time an application is scheduled, the overall λ from the toggling technique is
(0.1 + (1 − 0.9))/2 = 0.1, which is far from the well-balanced case (0.5) achieved if
both applications have the same stress, e.g. (0.1 + (1 − 0.1))/2 = 0.5. Indeed, there
are two possibilities for employing the toggling mechanism. The first is not to apply it
often. In this case the balancing of aging stress in the SRAM cells needs to consider
additional effects such as application scheduling. It may not be possible to determine
the combined effect of several applications during one toggling interval resulting in a
non-deterministic stress balancing. To balance stress, the toggling needs to occur more





































































































Base Our Fixed Strategy Our Selective Strategy
Figure 6.17: Percentage of the duty cycle (λ) values of the individual register file bits
that are within the range of [0.4 - 0.6], where the aging-induced reliability degradation
is minimum
repeatedly, incurring a much higher overhead through stalling the processor for several

































































































Base BR Technique [84] Our RISB Technique
Figure 6.18: The reliability degradation for the 22 nm technology node after 10 years
compared to state-of-the-art showing that our RISB always achieves better results
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stress balancing with a little additional overhead independent of application behavior.
According to our technique, all-zero bits in a frequent register are only periodically re-
laxed to ’1’s, they remain zeros roughly half of the time. Additionally swapping the
lower and upper halves of the register bits compensates for non-balanced upper bits
due to non-uniform distribution of leading zeros in subsequent register contents. On the
other hand, the potential limitation of our proposed technique is that the static profiling
fixes the number of frequent or infrequent registers at design-time. Without profiling,
a runtime adaptive solution would require on-line monitoring to determine infrequent
registers and then perform the required balancing.
Finally, Figure 6.18 evaluates our technique, in terms of reliability degradation, and
presents a comparison with the Base case as well as with an implementation of the state-
of-the-art “Bit level Rotation” (BR) technique [84]. This technique has been selected
as it has a similar goal to our work (i.e. balancing the aging-inducing voltage stress in
the register file bits). In this comparison, we consider the selective strategy as it, in
practice, represents our proposed RISB technique.
The impact of the aging-induced degradations on the on-chip system has been evaluated
through our reliability estimation that has been presented in Chapter 4.1). As earlier
explained, our estimation abstracts the impact of aging effects towards the metric of
probability of failure that covers aging-induced failures due to both data corruption as
well as timing violations.
As it can be noticed, applying our RISB technique increases the register file resiliency
against aging effects through effectively minimizing the Pfail and achieving better re-
sults in all the analyzed benchmarks compared to the BR technique. On average, our
introduced technique improves the register file reliability by 26% and 19% compared to
the Base and the BR technique, respectively. The reason behind achieving better results
is that our technique has the ability to selectively apply the best-suited aging mitigation
strategy for each register class.
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6.4 Reliability Evaluation under Conforming Workloads
As it can be observed from the so far presented results in Figures (6.18, 3.13 and 3.14
and 3.15) in the scope of reliability estimation, the overall impact of aging on the reg-
ister file is driven by the running applications on top of the embedded on-chip system
(i.e. different applications result in different numbers of failures). This is mainly because
that aging effects within the SRAM cells of register files depend on the induced aging
stress there (i.e. duty cycle). The latter, in turn, entirely depends on the written values
into the SRAM cells during the execution of applications. Therefore, in spite of the fact
that aging effects are induced at the physical level, they are spatially and temporally
driven by the running applications at the system level (see Figure 1.14). Beside the duty
cycle factor that influences the aging effects, on-chip temperatures also play an essential
role in this matter. As explained in Section 1.5, elevated temperatures stimulate aging
more and thus they lead to higher degradations (see Figure 1.12).
The motivational example presented in Figure 6.19 highlights the differences between
the aging-stress and temperature profiles (i.e. traces/waveforms) obtained from three
applications (barnes, dedup and fmm) individually running on top of the Alpha pro-
cessor. As it can be noticed, different applications may induce a high or low temporal
variation within the profile. While an application (e.g., dedup) may induce, over run-
time, a balanced aging stress, it may, on the other hand, results in a high temperature.
This makes grasping the overall impact of aging at the system level in opaque.
In that motivational example and for the rest of this section, we employ rather than the
duty cycle metric, to represent the aging stress within an SRAM cell, the normalized
duty cycle (λ̀) metric for the sake of clarity. It can be expressed as as follows:
λ̀ = |λ− 0.5| ∗ 2 ∈ [0, 1] where
λ̀ = 0→ balanced aging stress
λ̀ = 1→ unbalanced aging stress
While, λ indicates that the aging stress within an 6-T SRAM is well balanced when it
has a value of 0.5 and it indicates that the aging stress is unbalanced when its value
is either 0 or 1, the normalized duty cycle (λ̀) indicates that the aging stress is well
balanced when λ̀ = 0 and it is unbalanced when λ̀ = 1. This, in turn, simplifies grasping
the presented results in terms of aging stress.
An accurate reliability estimation in register files imposes analyzing the impact of aging
in the presence of actual profiles of both aging stress as well as temperature that may
be applied to their SRAM cells during lifetime. As matter of fact, the aforementioned
challenge becomes more pronounced and is exacerbated when estimating the register file
reliability under conforming workloads, i.e. as similar as possible to the typical scenarios
that may be induced by the end-user software of the on-chip system where, for instance,
multiple parallel applications along with an operating system are running on top of





















































Figure 6.19: Motivational example showing how different applications may result
in varied aging-stress and temperature profiles and thus they may differently stimulate
aging effects (i.e. generate different number of defects at the physical level). Note that
each data point represents an interval of 0.1 msec
the embedded on-chip system. This is because that when different applications run
along with an Operating System (OS), the induced aging stress by them may interleave
with the aging stress induced by the OS itself. Additionally, the OS scheduler, that is
necessary to manage the execution of multiple parallel applications, makes the induced
aging stress from different applications also interleave with each other. In other words,
aging stress from different parallel applications may magnify or compensate each other in
the presence of conforming workloads that may run on top of embedded on-chip systems.
Therefore, estimating the reliability of on-chip systems under conforming workloads
necessitates analyzing the running applications simultaneously and not individually.
In this section, we tackle this unexplored challenge in order to provide an abstracted, yet
sufficiently accurate reliability estimation of the register file that takes into account the
interrelations between the physical and system level towards grasping how aging actually
degrades the reliability of embedded on-chip system under conforming workloads.
6.4.1 Connecting the System Level (i.e. Workloads) and the Physical
Level (i.e. Aging Effects)
As a matter of fact, the induced activities by the running applications (e.g., read/write
accesses to the register file) need to be monitored during their execution in order to
extract the actual temperature and aging-stress profiles that are applied to each 6-T
SRAM cell within the register file. In embedded on-chip systems, applications may run
either without an OS (i.e. sequentially on bare metal) or on top of an OS that manages
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the execution of multiple of them in parallel through its scheduler. While, the reliability
estimation of the register file under the first scenario (i.e. bare metal execution) has been
already performed in Section 3.6.3 along with the consideration of the worst-case oper-
ating temperature (i.e. 125◦C). Therefore, we focus in the following on extracting the
aging-stress and temperature profiles that may be induced when conforming workloads
are running on top of an embedded on-chip system (i.e. multiple parallel applications
along with the OS that manages their execution) towards estimating the register file
reliability under more typical/realistic scenarios.
For that purpose, we developed software and hardware-based techniques to investigate
how the workloads at the system level drive aging effects at the physical level which,
in turn, enables us to connect the physical and system level to accurately evaluate the
overall impact of aging effects within the register file of embedded on-chip systems.
6.4.1.1 Software-based Technique
In this technique, we build a simulation tool chain to extract the induced temperature
and aging-stress profiles by the running workloads. First, an instruction set simulator of
the targeted processor architecture (e.g., gem5 simulator of the Alpha architecture [150])
monitors the activities of the running applications in order to provide the traces of
the register file read/write accesses as well as it calculates the λ̀ in each single SRAM
cell within the register file. Then, a technology power consumption simulator (e.g.,
McPAT [43]) provides us, according to the targeted technology node (e.g., 22 nm), with
the estimated dynamic power consumption per each read/write access to the register
file and also with the leakage power consumption.
Afterwards, the consumed power over time along with the processor floorplan provides
us with the on-chip power densities which then are passed to a thermal simulator (e.g.,
HotSpot [18]) to estimate the corresponding thermal map of the processor chip5 including
the register file microarchitecture component. We illustrate the required flowchart of the
aforementioned steps within Figure 6.20.
After extracting the required aging-stress and temperature profiles, we employ our reli-
ability estimation that has been presented in Chapter 3 in order to estimate the overall
impact of aging effects on the register file. Figure 6.21 summarizes the reliability es-
timation for each application. In these experiments, we employ diverse applications –
exhibiting different behaviors – from the PARSEC benchmark suite [28], which is typ-
ically used in research for the Alpha processor. The sitting of 22 nm, Vdd=1.0 V and a
lifetime of 10 years have been considered.
Key Advantages and Drawbacks: Such a software-based technique, while being
general (i.e. applicable to any processor architecture kind), it unfortunately comes
with a high computational time that is mainly due to the complexity of the simulated
workload. For instance, in a reasonable time (e.g., several hours), the desired aging-
stress/temperature profiles extraction for a workload (e.g, a single application from the
5Both of the steady-state as well as the transient temperatures are obtained.















































Extracting the temperature and aging-stress profiles 
























































(a) Flowchart of extracting the induced aging-stress and temperature
profiles by the running workloads
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(b) Simulated steady-state thermal map in the case of ex-
ecuting the dedup application on top of the Linux OS. The
L2 cache component has been simulated but excluded from
the plotted map for a better visibility of the spatial thermal


















(c) Distribution of the normalized duty
cycle (λ̀) of the register file SRAM cells
in the case of executing the dedup appli-
cation on top of the Linux OS
Figure 6.20: Software-based technique to extract the impact of running workloads on
driving aging effects in the SRAM cells within the register file. The Alpha processor
has been targeted here, where its register file consists of 80 registers each register has
a bit-width of 64 bits
PARSEC benchmark suite running on top on the Linux OS) can be performed but solely
for a specific region of interest (i.e. not the full execution of the studied workload). In
other words, this technique is only suitable to analyze superficial/representative work-
loads. As a matter of fact, conforming workloads contain an order of magnitude more
operations and thus a complete simulation of them may not be feasible due to computa-
tional intensity. Therefore, we additionally introduce another technique that tackles this
challenge and is able to provide us with the required analysis in the case of conforming
workloads.























































































Figure 6.21: Register file reliability estimation in the case of running an individual
application on top of the Linux OS
6.4.1.2 Hardware-based Technique
To tackle the challenge of estimating the register file reliability under conforming work-
loads, as the key focus of this section, a novel hardware-based technique has been de-
veloped, where the required analysis is extracted through a hardware platform instead
of the simulation tool chain that has been employed in the previous software-based
technique.
First, we implement the available open-source Register-Transfer Level (RTL) hardware
design of the LEON3 embedded on-chip system in a Xilinx Virtex-5 FPGA platform.
LEON3 is a 32-bit processor compliant with the SPARC V8 architecture [25] and it fea-
tures a register file of 136 registers with a bit-width of 32 bits. Then, we implement our
own hardware component to monitor the activities, that are induced by running work-
loads, within the register file. During the execution, our monitor component performs
on-the-fly calculation of the induced aging stress of each cell within the register file.
Afterwards, the entire duty cycle map of the register file cells is sent through a UART
interface to a host PC that analyzes the data in order to calculate the normalized duty
cycle map (see Figure 6.22(b)). Additionally, the temperature profiles are measured
and then sent to the host PC through a thermal camera that accurately captures the IR
emissions of the FPGA chip as Figure 6.22(a) shows. Our thermal measurement setup
will be later explained, in detail, in Section 7.2.1. Finally, the obtained aging-stress map
along with measured temperature is passed to our reliability estimation presented in
Chapter 3 in order to be interpreted to the corresponding failure analysis.
The challenge behind implementing such a hardware monitor component is that sev-
eral aspects need to carefully be taken into consideration in order to maintain a proper
operation of the on-chip system. First, the processor critical path should not be nega-
tively influenced by the implementation of the additional hardware monitor component.
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Otherwise, the embedded on-chip system may crash during runtime due to timing vi-
olations. Secondly, the limited available area (i.e. reconfigurable fabric and resources)
within the FPGA imposes an additional constraint restricting the monitor’s implemen-
tation, i.e. the FPGA chip must jointly implement both the entire embedded on-chip
system (e.g., CPU, memory interface, UART interface, Ethernet, etc.) along with our
additional hardware monitor.
Key Advantages and Drawbacks: It is noteworthy that employing a hardware plat-
form to run complex workloads provides a significant speed up of > 35x compared to
the employment of an instruction set simulator [151]. This makes the analysis of the
entire execution of conforming workloads feasible, unlike the previous software-based
technique. However, the hardware-based technique is only applicable for architectures
with an available open-source RTL design. Whereas, the software-based technique is
more general (i.e. applicable to any architecture kind) as it does not require the actual
RTL design of the studied architecture to be implemented.
Similar to the analysis in the previous technique, we also employ here our reliability
estimation that has been presented in Chapter 3 in order to estimate the overall impact
of aging effects on the register file. The sitting of 22 nm, Vdd = 1.0 V, and 10 years
lifetime have also been considered. Figure 6.22(c) summarizes the number of failures
due to different workloads for the scenario of an application individually runs on top of
the Linux OS. On the other hand, Figure 6.24 summarizes the reliability estimation for
different cases of running applications in parallel. In these experiments, we employed
diverse applications – exhibiting different behaviors – from the MiBench benchmark
suites [27], which is typically used in research for the SPARC architecture. Details
regarding the applications that have been selected to conduct these experiments are
presented in Section 9.2.
First, we present in Figures 6.23 the normalized duty cycle distribution of each applica-
tion when it is individually executed on top of the Linux OS as well as the distribution
when multiple parallel applications are simultaneously executed in order to demonstrate
the impact of conforming workloads on aging effects. As it can be noticed, when an
application is individually executed, the majority of register file SRAM cells has unbal-
anced aging stress (i.e. λ̀ is close to 1.0). On the other hand, when multiple parallel
applications are simultaneously executed, the induced aging stress is more balanced com-
pared to the individual execution case. This is due the fact that the aging stress induced
by different applications interrelate with each other (e.g., may compensate each other)
resulting more balanced aging stress. This holds even more when more applications run
in parallel as it can be observed when we compare between the normalized duty cycle
distribution of the scenario of executing 2, 6 and 12 multiple parallel applications. In
other words, executing more applications in parallel may result in a better aging stress
balancing within the register file SRAM cells. As explained, the reason behind such a
behavior is that the aging-stress profiles from the running parallel applications interleave
with each other resulting in a compensation of the unbalanced aging stress.
Then, we present different comparisons in the Figure 6.24 (6.24(a) - 6.24(d)) in terms
of the failure analysis when applications individually as well as simultaneously run on
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top of the Linux OS. As it can be observed, running applications in parallel results in
lower aging-induced failures than running them individually. This is consistent with our
previous observation obtained from Figure 6.23 which demonstrated that running more
applications in parallel results in more balanced aging stress within the SRAM cells of
the register file. Finally, Figure 6.24(e) summarizes the expected number of failures due
to aging effects from different cases of conforming workloads: starting from running 2
applications in parallel and ending up with running 12 applications in parallel.
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(a) Our hardware platform where the LEON3 processor has been implemented along
with our component to monitor the activities within the register file
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running on top of Linux
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running on top of Linux
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(c) Register file reliability estimation through our implementation presented in Chapter 3
Figure 6.22: Our hardware-based technique to extract the role of running workload
on driving aging effects in the register file
















































































































































Figure 6.23: The aging stress histograms represented by the normalized duty cycle
(λ̀) showing the analysis of different applications individually as well as simultaneously
running on top of the Linux OS
























































































































































































































































































































(e) Summary of multiple parallel applications
Figure 6.24: Register file reliability estimation in the scenario of applications running
individually as well as in parallel on top of the Linux OS

Chapter 7
Lucid Infrared Thermography of
Embedded On-Chip Systems
In this chapter we first motivate the need for a new methodology of thermal analysis
to counteract the drawbacks of existing ones that have conventionally been employed
to explore the thermal characteristics of on-chip systems. To this end, we present an
investigation of both the stability of ring oscillator-based thermal sensors as well as
the accuracy of simulation-based thermal analysis using an IR camera that captures
the chip’s thermal images. Then, we go thought our thermal measurement setup for
FPGA-based on-chip systems along with an explanation of the emissivity aspect that
may negatively affect the accuracy of the conducted thermal measurements. Afterwards,
we evaluate the thermal behavior of commonly-used FPGA-based processors (i.e. Xilinx
Microblaze, IBM PowerPC and Aeroflex Gaisler LEON3) to demonstrate the location
of the thermal hot spot in these systems [6]. Then, we exploit this analysis in order
to establish that the cache component in these processors plays a substantial role in
their thermal behavior and thus a model linking the different cache configurations with
the chip’s peak temperature can be developed. Finally, we introduce our novel RAMA
technique for lucidly capturing the thermal images of ASIC processor chips [3]. It
employs our in-house IR-transparent cooling that cools down the measured chip from
its rear side to keep its operating temperature within a safe range corresponding to the
original cooling. This enables the IR camera to directly capture the thermal emissions
and thus providing lucid thermal images which represents the key objective of our built
thermal measurement setup. We also illustrate how our setup can be employed to
support design-time exploration of the most important thermal characteristics of on-
chip systems such as spatial thermal gradients and peak temperatures under different
operating scenarios. The performed investigation of the thermal characteristics of Intel
22 nm octa-core processor through our RAMA technique demonstrates how state-of-
the-art inaccurate thermal analysis leads to incorrectly estimating reliability in multi
facets.
113
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7.1 Motivational Case Study
While built-in thermal diode sensors are becoming ubiquitous in modern FPGAs, these
are characterized by relatively large margins of error (±4◦C) and are limited by the
fact that there is usually only one of them [143]. Moreover, the fixed placement of
such a sensor often make it unable to capture the peak temperature, particularly when
the thermal hot spot is generated far from the sensor’s location itself as we examine
in this section. To overcome this limitation, most previous research relies on spreading
an array of ring oscillators-based thermal sensors across the FPGA die to obtain the
spatial temperature distribution or it employs thermal simulations to this end. In this
section, in addition to analyzing the accuracy of thermal simulations we also discuss
the shortcomings of other ways (i.e. thermal diode and ring oscillators sensors) towards
justifying the need for an IR camera-based setup to achieve a more accurate design-time
exploration of the thermal characteristics of embedded on-chip systems.
7.1.1 Thermal Simulations
Estimating the temperature of an on-chip system based on a thermal simulation always
starts with having to estimate the runtime power consumption trace in different blocks1
that form the analyzed chip. Then, the power information is used by a thermal simulator
such as HotSpot [18] which evaluates an RC model to obtain the thermal map. In the
following we explain how the aforementioned steps can be applied to conduct thermal
simulations of FPGA-based systems2. To estimate the consumed power in the targeted
FPGA chip, the XPower Analyzer tool from Xilinx [143] has been used because it gives
more accurate values than the device power spreadsheet [143] which has been utilized
in other studies (e.g., [105]). The XPower Analyzer takes as input the Value Change
Dump (VCD) of the FPGA design, that describes the signals activity, and additionally
the corresponding fully-routed Native Circuit Description (NCD) file, that represents
the physical circuit description of the design. The Xilinx PlanAhead tool can localize
the routing of the design. It takes the netlist file that describes the synthesized design
and updates the User Constraints File (UCF) to guarantee that the design will be routed
within the desired location.
As we are interested in the thermal distribution across the chip, the temperature esti-
mating through the XPower Analyzer could not be employed because it only provides
an average temperature for the entire FPGA. Instead, we turned to the HotSpot simu-
lator [18] as it gives us an estimated thermal map that can be easily compared to the
thermal image obtained from an IR camera. HotSpot takes the FPGA flooplan and
the generated power distributions within different blocks across the chip to build the
corresponding thermal map. To draw the required floorplan we divided the area of the
target FPGA into equally-sized blocks. It is worthy to note that Xilinx does not provide
1In this scope, a block is a rectangular region of the FPGA which simplifies thermal simulation
through abstraction.
2Please note that the required steps to conduct thermal simulations of ASIC-based on-chip systems
have been already presented in Section 6.4.1.1 (see Figure 6.20(a))
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Figure 7.1: Comparison between simulated thermal map and measured IR thermal
image showing that the simulated results display larger amounts of thermal variation
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Figure 7.2: The simulation flowgraph to obtain the thermal image of an FPGA
the actual size of the FPGA die. Therefore, we measured an approximation of these
dimensions after removing the chip’s packaging. The flowgraph to obtain the simulated
thermal map of an FPGA along with a comparison between the simulated thermal map
and the actual IR image captured by a thermal camera as shown in Figure 7.1. Since the
HotSpot thermal model always includes a heat sink and heat spreader their thickness
was set as low as possible3 in order to make their effect on temperature and temper-
ature distribution negligible. This enabled us to fairly compare the simulated results
with those captured by the thermal camera from a chip with its packaging removed
(further details about the setup come in the next section). As can be observed, the
maximum temperature of the simulation is comparable to the measured temperatures,
but the maximum thermal variation over the chip, however, is significantly higher (25◦C
from simulation and 12◦C from the thermal camera). This is due mainly to the inac-
curate simulation of leakage power in blocks where there are no switching components.
Additionally, the amount of detail in the temperature distribution is considerably lower
since power values are used at the block abstraction level, i.e. each block has exactly one
3In practice, we used 100 nm as at smaller sizes the simulation fails.
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summed power value and power variations within a block are not considered. The same
holds for temporal power variations since XPower only provides one averaged power
value over time. While this is sufficient for some designs, it can lead to inaccurate power
estimation in highly-dynamic designs.
7.1.2 On-Chip Thermal Diode Sensor
In order to quantify the disparity between peak temperatures and those measured using
the available on-chip thermal diode sensor manufactured at the center of the FPGA, we
synthesized and implemented three different designs to take into account diverse possible
stress scenarios in the Virtex-5 LX110T chip from Xilinx [143]. All of the designs occupy
similar area but utilize different FPGA resources (e.g., LUTs, Block RAMs (BRAMs),
and Digital Signal Processings (DSPs)). This leads to various power consumptions per
area and various thermal behaviors as a result. Since the effect of ambient temperature in
any thermal measurement cannot be neglected, we repeated all the experiments under
two different ambient temperatures (20◦C and 30◦C). The thermal characterizations
of the three designs are reported in Table 7.1 and the corresponding thermal images
captured by an IR camera are presented in Figure 7.4.
The reason behind why these designs have different thermal characteristics is that all
designs have exactly the same area footprint while consuming different amounts of power
as reported in Table 7.1. For instance, the last design operates at the highest temperature
compared to the others because it consumes higher power while still occupying the same
area as the others resulting in the highest power density. As it can be noticed from the
table, the on-chip thermal diode sensor fails to capture the peak system temperature
– particularly when the thermal hotspot is located far away from the placement of the






























































































Figure 7.3: The thermal image shows that a
single fixed thermal diode sensor may not cap-
ture a thermal hot spot when the chip is under
an intense stress
Additionally, we present in Figure 7.3
how there is a considerable difference be-
tween the temperature at the center of the
FPGA chip, where the on-chip available
thermal diode is located, the actual chip
peak temperature, where the thermal hot
spot is generated. In this experiment, an-
other FPGA family from Xilinx has been
tested (Virtex-5 FX100T [143]) along with
the implementation of an intense-stress
design that results in maximizing the po-
tential consumed power in a dedicated re-
gion that occupies around 10% of the total
FPGA area. In practice, all the FPGA
resources (i.e. FFs, LUTs, BRAMs, and
DSPs) in that particular region have intensively been used to maximize the generated
power density and thus examining the worst-case scenario in terms of temperature.
























































Figure 7.4: Measured thermal images of a Virtex-5 FPGA for various designs and
under different ambient temperatures
Table 7.1: Thermal Behavior for different designs showing how the fixed thermal
diode may fail in capturing the actual thermal hots pot
Design
Total Measured Temperature (◦C)
Power Amb Max Avg Thermal Thermal
(W) Temp Temp Temp Variation Diode
Only-LUTs
2.69 20 58 51.6 10.6 55
2.76 30 70 63.6 11.5 65
LUTs+BRAMs
2.80 20 62 54.4 13.5 58
2.88 30 76.2 69 13.7 70
LUTs+BRAMs 2.94 20 67.1 58.4 15.7 62.5
+DSPs 3.02 30 83.5 75 16.5 77
7.1.3 Ring Oscillator-based Thermal Sensors
To overcome this limitation of the fixed on-chip thermal diode, modern chips (e.g., the
Intel SCC [152]) distribute many ring oscillators (ROs) across the die, that may be
utilized as thermal sensors after careful calibrations. The main idea behind RO-based
thermal sensors is that the temperature increases microelectronic delays and therefore
measuring the delay is a way to measure chip temperature through careful calibrations.
A RO consists of a feedback loop that includes n delay elements including an odd
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number of inverters (at least one) in order to produce the desired oscillation frequency,
as illustrated in Figure 7.5.
Delay1 Delay2 Delayn 
Figure 7.5: A ring oscillator-based thermal
sensor which can be used to translate the in-
crease of delay to temperature changes
The frequency of an RO depends on
number of delay elements n and the
temperature-dependent propagation delay
of a single delay element τ . Then, the
approximate frequency can be given as
(f = 12·n·τ ). By feeding these oscillations
to a counter, we can obtain a measure of
temperature related to the counter value
after a fixed period of time (i.e. sampling
interval). As temperature increases, the counter value will be reduced because the delay
of each logic will increase and thus it becomes slower. The ease of implementation of ROs
have made them the temperature sensor of choice for reconfigurable logic [107, 108, 153].
When using an RO to estimate temperature, two parameters need to be adjusted to
achieve a proper implementation. The first one is the number of delay elements. Having
more delay elements will increase the overall delay of one oscillation and thus it will
increase the temperature sensitivity of the RO. The number of delay elements also
influences the effectiveness of the second parameter, the sampling interval. The longer
the sampling interval, the less susceptible the ring oscillator is to measurement noise.
Due to the ability of run-time reconfigurable hardware in FPGA systems, the prop-
erties of potential thermal hotspots like the speed of temperature increase and the
maximum temperature are not clear. Therefore, finding the most suitable RO parame-
ters (e.g., number of delays and sampling interval) to accurately capture the generated
thermal hot spot is not trivial which may make RO-based thermal sensors suffer from
instability and inaccuracy during runtime.
RO accuracy is, additionally, plagued by their dependence on a stable supply voltage.
Unfortunately, smaller process technologies are characterized by an increase in voltage
supply noise. Zick et al. [108] mentioned this issue and tried to circumvent it by mea-
suring the chip voltage and including it in their temperature calculations, but even this
does not make up for local voltage fluctuations. To examine the issue we ran our own
experiments and configured a mesh of 33 ROs covering half of a 40nm Altera Stratix
IV FPGA. We found ROs to be accurate as temperature sensors when the FPGA is
configured with a design with low amounts of switching activity, resulting in smooth
temperature changes and an even supply voltage distribution, as observed in Figure 7.6
which shows the thermal distribution once the temperature stabilized.
On the other hand, configuring a micro-heater [109, 110] into the top corner of the FPGA
causing an intense logic activity in the designated area results in severe instability of the
RO readings.
The 3D plot [C2] showing the measured temperatures derived from the RO frequency
at one instance in time can be seen in Figure 7.7 compared to Figure 7.6. It must be
noted that it is representative of the locations where the ROs were picking up a large



























Figure 7.6: Estimated 3D thermal
profile of a design with a low logic ac-





























Figure 7.7: Estimated 3D thermal
profile of an FPGA die in the case of
intense logic activity leading to severe
RO instability
amount of noise. The figure demonstrates that the introduction of intense logic activity
in the FPGA fabric leads to sharp changes in temperature readings from the RO-based
sensors. This makes them unusable as temperature sensors as measured errors reached
a maximum of 10,000% with respect to the internal thermal diode sensor. And yet,
with the exception of the one problematic sensor (recognizable by the negative peak),
the erroneous behavior was contained within the area in which the micro-heater was
placed. All other sensors displayed steady, accurate readings leading us to conclude that
supply voltage fluctuations are localized. In particular, special care needs be taken when
measuring the temperature of areas of intense activity.
In summary, thermal simulation may be imprecise to study the thermal behavior of
the FPGA chip. Additionally, the thermal diode sensor may fail to capture the peak chip
temperature and RO-based thermal measurement setups may suffer from instability. To
overcome these issues, a setup employing an IR camera is required for accurate design
time temperature exploration to obtain real thermal images containing the detailed
thermal distribution of the analyzed on-chip system.
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7.2 FPGA-based On-Chip Systems
After going through the used IR camera-based thermal setup, we explore the thermal
characteristics of FPGA-based embedded systems to capture where the thermal hot
spot is often located. Finally, we propose a model to link the cache configuration of
FPGA-based CPUs with the chip’s peak temperature.
7.2.1 Experimental Setup
In our experimental thermal measurement setup, we consider 65nm Xilinx Virtex-5
FPGAs [143]. On-chip temperatures are directly measured using a DIAS pyroview
380L compact IR thermal camera capable of precisely capturing temperatures with an
accuracy of ±1◦C and a spatial resolution of 50 µm [144]. Figure 7.8(a) illustrates the
experimental setup with the required equipment to take the thermal measurements.
Once the readings have been obtained, the camera sends them at a frame rate of 50 Hz
to a host PC which analyzes them to build the corresponding thermal image of the
measured chip.
7.2.1.1 Emissivity Aspect
An important aspect to consider when performing IR measurements is the emissivity of
the material. This property states what percentage of heat is emitted from the material
in the IR spectrum. Ideal measurements can be obtained from a so-called black body
with an emissivity of 1.0. Other materials, such as polished metal, have a very low
emissivity of around 0.01. Figure 7.8(b) shows an emissivity test of an FPGA chip with
and without metal packaging. There, the left half of the Altera chip appears cool due
to the low emissivity of the metal. The actual temperature, however, is much closer to
the right coated half of the chip. For this purpose, masking tape (with an emissivity
of 0.92 [154]) is applied to the material’s surface increasing its emissivity in the IR
spectrum of the camera (8 − 14 µm). Masking tape was chosen due to its relatively
high emissivity and it can easily be removed, compared to, for instance, black paint.
The uniform distribution of the temperature measurement (shown in the uncoated half)
is the result of the properties of the metal packaging that uniformly distributes the
generated heat. To accurately determine local temperatures and thermal hot spots we
have removed the packaging from the chip to expose the silicon wafer and carefully
monitor the temperature distribution across the die as shown in the Xilinx FPGA case
in Figure 7.8(b). The silicon die (in the right half) has an emissivity between [0.75−0.9].
We still apply the masking tape to improve the accuracy. Since the emissivity is known
the camera software can internally compensate for the missing 8% temperature. As it
can be noticed, the variation in temperature between the covered and uncovered halves
in this example falsely appear to be up to 20◦C. The measurements obtained with the
masking tape may then be used for determining the emissivity of the exposed silicon
wafer by comparison between the camera image and the chip’s thermal diode readings.
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(a) Our IR camera-based thermal measurement setup
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(b) Emissivity aspect test
Figure 7.8: Our experimental setup used for thermal measurement and the emissivity
tests of different chips. This shows that measurements of materials with low emissivity
are very inaccurate as most of the heat measured is reflected from the surroundings
Since the emissivity is known, the camera software can internally compensate the missing
temperature for an accurate reading.
7.2.2 Thermal Characteristics Investigation
In this section we examine the commonly-used FPGA-based embedded processors run-
ning benchmark applications in order to observe their thermal behavior using our ther-
mal setup from Section 7.2.1. In these experiments we target the soft MicroBlaze pro-
cessor from Xilinx [143] and LEON3 from Aeroflex Gaisler [25] as well as the hard
PowerPC-440 processor from IBM [155]. A soft CPU is a synthesizable VHDL model of
a processor that can be built using the FPGA resources whereas the hard processor is
an ASIC core permanently embedded within the FPGA die. The MicroBlaze system is
built by combining blocks of Xilinx IP cores to end up with a 32-bit RISC-based DLX
architecture optimized for implementation in Xilinx FPGA reconfigurable logic. It is ca-
pable of single-cycle throughput under most circumstances and can be configured with a
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3 or 5 stage pipeline. The LEON3 is also a 32-bit soft-core microprocessor based on the
SPARC-V8 instruction set architecture and implements a 7-stage pipeline. On the other
hand, the hard-core PowerPC-440 is a 32-bit high-performance superscalar embedded
RISC processor consisting of a 7-stage pipeline. Unlike soft CPUs that can only operate
at relatively low frequencies (around 100MHz), the hard PowerPC-440 CPU is able to
run at higher frequency of 400MHz. For a fair comparison we use the same FPGA family
(Xilinx Virtex-5) to study the three targeted embedded processors.
Our key observation after running different applications from the MiBench [27] Bench-
mark Suite on the aforementioned FPGA-based processors4 is that the peak tempera-
ture of the FPGA chip when running only from on-chip memory is always in a relatively
low temperature range with an average temperature of 55◦C. On the other hand, we
measured a drastic increase in the chip’s temperature exceeding 70◦C when a memory
interface (e.g. DDR controller) is part of the on-chip system. The IR thermal images in
Figure 7.9 show that the thermal hot spot is located on the border of the FPGA chip
where the DDR memory interface is implemented5.
This observation can be explained by the fact that the generated temperature is directly
related to the consumed power per area. The consumed dynamic power can be described
by the following equation [156]:
Pdynamic = Ceff ∗ f ∗ V 2dd
where Ceff , f , and Vdd are the load capacitance, frequency, and supply voltage, re-
spectively. The load capacitance associated with the input/output pins of the DDR
memory interface is significant and the switching frequency is high at 400MHz (trans-
fers at double-data rate with a 200MHz clock). Moreover, the supply voltage of the pins
(2.5V /1.8V ) is considerably higher than that of the rest of the FPGA fabric (1.0V ).
Combined with the fact that a memory interface is made up of many pins (e.g. 113, 115
and 117 pins for the DDR2 memory controller in the MicroBlaze, PowerPC-440, and
LEON3 CPUs, respectively) it is obvious to prognosticate that the inclusion of the DDR
memory interface in an FPGA-based embedded system results in a thermal hot spot in
that location. We also found a very similar observation when interfacing the system
with an SRAM memory chip.
7.2.3 Evaluating the Thermal Impact of Cache
Having determined that frequently accessing the DDR pins significantly increases the
temperature of the FPGA chip, we investigate whether the inclusion of a cache in the
system impacts the temperature in a meaningful way. A cache miss will force the system
to retrieve data from the external memory, while a cache hit means that the CPU can
retrieve the data from the cache. For the same cache associativity, and line size, a larger
cache generally means fewer misses which leads to fewer DDR memory accesses. Given
4We have run the soft and hard CPUs at their highest possible frequency.
5We found that the DDR controller in Xilinx Virtex-5 FPGAs is implemented as a hard-macro that
is permanently placed on the side of the FPGA’s die adjacent to the DDR memory chip.
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(b) Example of the measured FPGA-based hard processor
Figure 7.9: Infrared images of FPGA-based embedded processors obtained by our
thermal setup show that the thermal hot spot is located on the chip’s border due to
the dominant role of the memory interface on the entire FPGA temperature
that the DDR memory interface has been shown to be the most likely candidate for a
thermal hot spot in an FPGA-based embedded systems, we investigate whether a lower
miss rate has a positive impact on FPGA die temperature. Another factor that comes
into play is cache configuration: the combination of cache associativity, line size, and
cache size directly influences cache miss rates depending on the memory access patterns
of the application. As such, a large cache with a non-proper configuration for a given
application will perform worse (i.e., higher miss rate) than a smaller cache with an proper
configuration. For this reason, we analyze both temperature and cache configuration for
different applications in this section.
Figure 7.10(a) shows the temperature results obtained when varying the cache size of
a MicroBlaze embedded system running a JPEG encoding application, together with
both read and write DDR accesses registered with each cache size. Our evaluation
here raised the observation that the temperature of an FPGA-based embedded system
strongly correlates with the number of DDR accesses. As a consequence, increasing
the cache size can have a positive effect on FPGA temperature as it may result in
reducing the need to access the DDR memory due to a higher cache hit rate. This is
contrary to existing cache power impact research [111] which usually focuses on ASIC
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(a) The influence of cache size of the MicroBlaze processor on the FPGA tem-













































(b) The influence of different cache parameters of the LEON3 CPU when running
the ADPCM decoder application on the peak temperature
Figure 7.10: Analyzing the impact of cache component in FPGA-based embedded
systems on the chip’s temperature
cache implementations. In our case, the low switching density of the FPGA fabric that
the cache is built upon combined with the high power consumption of DDR pins means
that lower miss rates are always synonymous with lower power consumption and on-chip
temperature.
7.2.4 Our Proposed Thermal Cache Model
Adding a memory interface alone adds a base offset in temperature compared to a system
where a processor uses purely on-chip memory, largely due to signals such as the DDR
clock. While the latter alone had an average temperature of TBASE = 55
◦C, adding the
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Table 7.2: Model parameters in our Xilinx Virtex-5 FPGA platform
α β TMEM TBASE
4.01 0.52 7◦C 55◦C
Associativities 1, 2, 4
Line sizes (B) 16, 32
Cache sizes (kB) 0, 4, 8, 16, 32, 64
Table 7.3: Maximum estimation error between our model and infrared camera mea-




0.53◦C 0.64◦C 1.2◦C 0.2◦C 0.64◦C
memory interface raises this to TBASE +TMEM = 63
◦C. Afterwards, we observed that the
rise in peak temperature can be estimated by the number of accesses per time interval,
the access rate r.
T = α · e−1/βr + TMEM + TBASE (7.1)
α, β, TMEM, and TBASE can all be obtained experimentally using select temperature pro-
files obtained as shown in Figure 7.11 and are constant for a particular FPGA platform
(assuming that the ambient temperature is constant). It can be noted from Eq 7.1 that
the temperature increase for an initial increase in r is more significant than a change
where r is already large, mainly due to heat conduction.
In order to model the effect of cache on temperature we have taken measurements using
a number of different cache configurations using the LEON3 processor, whose cache is
more configurable than the cache available for the MicroBlaze processor and PowerPC-
440 that has a permanent cache configuration. An example of the thermal impact
of cache configuration of the LEON3 processor on the system’s temperature is shown
in Figure 7.10(b). As the cache behavior is largely application dependent, we have
examined various applications using a cache simulator and taken their cache miss rates
as a metric for memory accesses. These results were then stored in N ×M matrices of
rates for N different line sizes and M different associativities for each cache size k. The
estimated peak temperature is thus given as an extension of Eq 7.1.
Tk = α · f(Ik +Dk) + TMEM + TBASE (7.2)
where f is a function defined as
f : RN×M → RN×M
xn,m → e−1/βxn,m
(7.3)
and I and D are the cache miss rate matrices for instruction and data cache, respectively.
For k = 0, the cache configuration is irrelevant meaning that ∀in.m ∈ I0, in,m = rI and
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Figure 7.11: Our flow diagram to develop the model linking the cache configuration
with the peak system temperature
∀dn,m ∈ D0, dn,m = rD with rI and rD being the maximum memory access rates for
instruction and data memory, respectively, of the examined application.
We analyzed our model using various benchmark applications by comparing the peak
temperatures estimated by the model with those obtained using the IR thermal camera.
In our experiments the parameters were set as shown in Table 7.2, and r was taken as
memory accesses per 103 cycles. As can be seen in Table 7.3 the maximum estimation
error remains low and is within the accuracy bound of the camera (±1◦C) for all exam-
ined applications except for qsort. This is partly due to an overestimation of the average
r in the instruction memory through various short peaks during application execution,
but also due to a slightly higher ambient temperature resulting in a higher TBASE.
The Random application is comprised of random accesses to memory that allow us to
examine the case where the data cache hit rate remains low regardless of cache size. Since
these accesses are performed in a small loop, small instruction cache sizes are already
sufficient to prevent cache misses. Due to these reasons, the maximum estimation error
of our model for the Random application is the lowest, and it is also the application
with the smallest range in temperature at the memory interface.
Chapter 7. Lucid Infrared Thermography of Embedded On-Chip Systems 127
7.3 ASIC-based Multi-Core Systems
As earlier motivated, building such an IR thermography-based measurement setup re-
quires removing the cooling and packaging of the chip to allow the IR emissions to reach
the camera’s lens. Unlike FPGA-based processors that can still properly operate after
exposing its bare silicon, due to their relatively low operating frequency, measuring the
temperature of ASIC-based processors presents a more challenging problem as it neces-
sitates building an alternative IR-transparent cooling to allow the IR radiation emitted
from the chip to reach the thermal camera and concurrently counteract the very rapid
increase in temperature due to the excessive power densities.
An intuitive solution may be to reduce the ambient temperature, as the chip’s temper-
ature is almost linearly proportional to the ambient, through putting the entire setup
inside a thermal chamber. However, the chip, after removing its cooling, generates heat
significantly faster than what the surrounding cold air can dissipate as the latter has a
very low thermal conductivity (e.g., 1000x lower than the Aluminum that is often used
in heat sinks). To elaborate further, we examined based on the thermal HotSpot simu-
lator [18], the impact of removing the cooling on the Alpha processor temperature6 and
figured out that the peak temperature may increase from 85◦C (when the cooling is in
action) to > 300◦C (when both packaging and heat sink are removed). Thus, the ambi-
ent temperature needs to be tremendously reduced to prevent the chip from overheating
which may, anyway, be not feasible and/or unsustainable for the board and chip. An-
other important reason to make the solution of putting the entire thermal setup inside
a thermal chamber not suitable for IR measurements is the condensation phenomenon
due to the conversion of water from air into a liquid, i.e. when the warm air rises from
the hot chip and then cools down due to the very cold surrounding air. Such water
drops on top of the measured chip, which can be quickly generated, reduce the lucidity
of the captured images as well as the accuracy of the conducted measurements because
water does not allow the emitted IR radiations from the chip to go through towards
the camera due to its low IR transparency. Additionally, the generated water may be



















Simulated steady-state thermal map 
with the cooling in action 
Simulated steady-state thermal map 
after removing the cooling from the chip 
Figure 7.12: Simulated steady-state thermal maps through the thermal HotSpot
tool [18] to demonstrate the potential temperature increase due to removing the cooling
(heat sink and packaging) from the chip
6The required steps to conduct these simulations have been earlier presented in Section 6.4.1.1.
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7.3.1 State-of-the-art Liquid-based Setups for IR Thermography
As motivated in Section 2.4.2, state-of-the-art in IR thermography of ASIC-based pro-
cessors deploys a liquid-based setup to protect the chip from damage during conducting
the required thermal measurements. In the following, we discuss how such a setup can
be built along with its main drawbacks with respect to the quality of captured thermal
images.
Building an IR-transparent heat sink using a coolant liquid flowing directly on top of
the bare silicon of the chip necessitates choosing a liquid that must be IR transparent to
enable the IR emissions to obtrusively reach the camera. An example of the used liquid
for this purpose is a mineral oil [102, 112] specifically designed for IR spectroscopy. By
continuously circulating the coolant oil, the generated heat from the processor chip can
be dissipated and hence protect it from overheating. An external pump is then used for
the purpose of controlling the flow speed. To constraint the flow, a window on top of it
is also needed. Such a window must be an IR window (e.g. sapphire window, calcium
fluoride window etc.) to allow energy at a specific electromagnetic wavelength to pass.
Figure 7.13 illustrates the liquid-based thermal measurement setup with its required
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Figure 7.13: Liquid-based thermal measurement setup applying an IR coolant oil on
top of the measured chip to prevent overheating
7.3.2 Obstacles behind Capturing Lucid IR Images
The key drawback of the aforementioned setup is that several aspects interfere with the
measured IR radiation resulting in equivocal (i.e. non lucid) IR images.
Compatibility : The deployed materials to build the setup parts have diverse IR spec-
troscopy properties that complicates compatibility. As a matter of fact, each IR camera
operates at a specific wavelength that covers a corresponding spectrum of electromag-
netic radiation. For instance, short wavelength IR cameras cover a wavelength of 1-3µm
and long wave IR cameras cover a wavelength of 8-14µm [157]. The transmission range
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Figure 7.14: Thermal measurement experiments demonstrating the impact of mineral
oil applied to a hot object
indicates to energy in the region of the electromagnetic radiation spectrum. When new
layers such as the coolant liquid and the IR window are added on top of the measured
chip, their transmission ranges need to be carefully chosen to maintain compatibility. A
sapphire IR window, for instance, has a transmission range of 0.17 to 5.5µm [157] which
makes it compatible only with short wavelength cameras whereas long wavelength cam-
eras cannot collect IR data through it because a sapphire window does not transmit
beyond 5.5µm [157]. Similarly, the transmission range of the selected oil needs to be
compatible with the transmission ranges of the used IR window and camera.
Thermal Convection: The IR camera captures the chip’s thermal image by capturing
the electromagnetic waves that radiate from the chip and directly transport IR radiation
through air. When a coolant liquid is applied to the surface of the hot chip, the thermal
convection phenomenon starts to appear due to the transfer of heat from one region to
another by the movement of liquid. This diminishes the thermal images lucidity of the
measured object as it can be seen in Figure 7.14. There, IR mineral oil that is used in
many current thermal setups [46, 102, 103] has been tested.
Complexity : The thickness of the applied oil layer plays a non-negligible role in de-
termining the lucidity of the captured IR images because it exacerbates the occurred
thermal convection phenomenon. This can be seen in Figure 7.14 (a) where thicker oil
layer made the image less lucid. Furthermore, the properties of the applied oil are ad-
ditional sources that increase the setup complexity such as its viscosity and flow speed,
which influence the thermal convection. It is also necessary to keep the liquid free from
pollutants over time that compromise its transparency.
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In Summary: State-of-the-art in IR thermography is challenging to build as it is
subject to multiple aspects that negatively interfere with the emitted IR radiation. That,
in turn, negatively influences the lucidity of the captured images. Therefore, we propose
an IR-transparent cooling technique that simplifies the construction of the setup as well
as enhances its quality by avoiding any additional layer between the chip and camera.
7.3.3 Our Proposed RAMA Technique for Lucid IR Images of Multi-
Cores Processors
To keep the measured chip in operational conditions after removing its cooling unit,
we continuously chill it from the rear side, i.e. through the PCB to which the chip is
attached as shown in Figure 7.16. Thermoelectric device is employed as it is capable
of providing a stable and controlled source of cooling. The basic concept is the Peltier
effect, which is a phenomenon that occurs when electrical current flows through two
dissimilar semiconductor materials (i.e. N-type and P-type) [158], resulting in a thermal
variance.
It heats up one of the thermoelectric sides of the device and chills the other due to
conduction of heat from one side where it is absorbed to the other side where the heat is
released. The generated heat must be continuously dissipated from the thermoelectric
device hot side in order to avoid overheating and to allow for a continued proper oper-
ation. Therefore, we use in our setup a water-cooling unit to quickly dissipate the heat
from the thermoelectric device’s hot side. The temperature difference between both
thermoelectric device sides can be controlled by regulating the applied voltage. Our
built thermal measurement setup is depicted in Figure 7.15. We investigate chips with
flip-chip technology [102], as it allows mechanical removal of the packaging as opposed
to e.g., a wire-bond chip. This means that the silicon wafer of the processor will be
exposed after removing the cooling unit and chip packaging. On-chip temperatures are
then directly measured using a DIAS pyroview 380L compact IR camera capable of cap-
turing temperatures with an accuracy of ±1◦C and a spatial resolution of 50 µm per
pixel [144]. Once the readings have been obtained, the camera sends them at a frame
rate of 50Hz to a PC that analyzes them to build the corresponding thermal image
of the measured chip. Actually, we employed the same the IR camera, that has been
utilized in our thermal analysis of FPGA-based on-chip system (see Section 7.2.2), and
the emissivity aspect has been similarly tackled (see 7.2.1.1).
It is noteworthy that our setup is not restricted to a specific kind of IR cameras, unlike
state-of-the-art that necessitates employing an IR camera operating at a specific wave-
length which must be compatible with both IR oil and IR window.
7.3.4 Evaluation, Comparison and Advantages
To evaluate our novel thermal measurement setup, we use a 45nm dual-core processor
from Intel along with the CPUBurn benchmark [21]. The selected benchmark is de-
signed to load x86 CPUs as heavily as possible for the purposes of maximizing heat









































































































































































































































































































































































































Figure 7.15: Our proposed RAMA technique for lucid IR thermography of processors
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Figure 7.16: The employment of a thermoelectric device in our RAMA setup to avoid
adding any layer on top of the chip
production from the CPU and putting an intensive stress on the chip itself as well as
the cooling unit [21]. Towards evaluating our setup under the highest possible stress,
we operate the two cores at the maximum frequency (1.8 GHz) with hyper-threading
enabled. As a result, four CPUBurn programs are simultaneously run which maximizes
the workload on the entire chip. The steady-state temperature of the chip, under such an
intense scenario, reaches around 55◦C which is far from the critical temperature (80◦C
as Intel defines). This shows that our setup protects the chip from damage during IR
measurements that are required for performing the desired thermal analysis. Some of
the captured IR images are shown in Figure 7.17 which demonstrates the real-time chip
thermal images at different points of time from the start of program execution.
We feed the thermoelectric device with the appropriate voltage to make our cooling
setup mimics the behavior or the regular/original one (i.e. the heatsink-based cooling).
However, tuning the applied voltage can provide us with a wide range of applied cooling
to select the most suitable case for the targeted measured chip, i.e. corresponding to its
regular/original cooling unit.
7.3.4.1 Steady-State Temperature Equivalent
Since different cooling may have different thermal impact on the chip, it is necessary to
study in how far our proposed cooling setup is representative with respect to the original
setup, i.e. with the fabricated cooling unit. Therefore, we directly compare. For a fair
comparison, both processors start at the same initial temperature (i.e. 30◦C). Then,
we concurrently run the same intense workload on both7 for the same interval of time
– around 5 minutes which is sufficient to reach the steady-state temperature. During
operation, the thermal-diode sensor readings of each core are recorded to compare the
thermal impact of our setup with the original cooling. As presented in Figure 7.17, the
7The aforementioned intensive scenario has been employed here, i.e. running simultaneously four
CPUBurn programs
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(a) Comparison of diode sensor 


























































































































(b) Comparison of diode sensor  




























































































































(c) Comparison of temperature  





























































between our proposed and 
RAMA and the original cooling 
Figure 7.17: Measured IR images of run-time behavior of the tested processor under
an intense stress (left) with the temperatures of individual cores when our proposed
cooling technique is applied compared to those when the original heat sink-based cooling
is utilized (right) showing that our RAMA technique is representative of the original
cooling
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steady-state temperature of each core with our cooling setup in action is very similar to
the steady-state temperature in case of the original cooling unit8.
Under identical conditions with respect to initial temperature, steady-state temperature
and workload, our introduced IR-transparent cooling setup for thermal measurements
achieves a very good representation of the original cooling unit in terms of steady-state
temperatures.
Unlike FPGA-based processors, where the thermal hot spot is located at the memory
interface as we demonstrated earlier in the Section 7.2.2, we observe in ASIC-based
processors that the thermal hot spot is caused by the processor cores themselves, as
shown in Figure 7.17. This is mainly due to the significantly higher power densities
of cores. Therefore, thermal management needs to focus on the cores’ temperatures.
For instance, task migration-based thermal management techniques (e.g., [159]) may
be applied. In the following, we investigate the thermal characteristics when tasks are
migrated between cores.
For a more general evaluation, we employ a state-of-the-art Intel 22nm octa-core pro-
cessor running at a maximum frequency of 2.4 GHz. The scenario of running the in-
tense workload (i.e. eight CPUBurn programs simultaneously running9) has been first
examined and it showed that our setup is able to protect chip from damage during
measurement under such an intense stress (the peak temperature was around 75◦C).
Figure 7.19 presents some of the measured IR images of the chip and the corresponding
calculated spatial thermal gradient maps for the scenario of migrating the running tasks
from two cores to others every 10 sec. The thermal video of this experiment is available
here: (https://db.tt/bD3HJIji) to enable the reader to evaluate the dynamics that
can otherwise not be presented in a written thesis. As shown in Figure 7.19, different
scenarios exhibit different characteristics and the maximum spatial thermal gradient
can reach up to 15◦C/mm. The gradient maps have been calculated according to the
formula within Figure 7.18 that provides an integration in order to prohibit wrong gra-
dients caused by the pixel resolution of the thermal camera [132]. This is necessary to
avoid the noise in pixel values during the computation of pixelwise difference.
The operating conditions of the employed thermoelectric device in these experiments
(Iin = 0.6 A, Vin = 1.5 V) were carefully selected to make our setup mimic the impact
of the original cooling. As it can be noticed from the specifications in Figure 7.15, the
thermoelectric device is not maxing out in its input current and it still has more current
(around 8.3x) to use. This enables providing a wide range of cooling to select the most
suitable one for the targeted chip, e.g. providing a higher cooling to examine more severe
scenarios, that might be generated in other processors with higher power densities.
8An online adaptation of the applied voltage to the thermoelectric device can at runtime adjust our
cooling setup to also mimic the behavior of the transient temperature of processor cores.
9The hyper-threading is not available in this processor.
Chapter 7. Lucid Infrared Thermography of Embedded On-Chip Systems 135
7.3.4.2 Jeopardy of Equivocal IR Images
In Figure 7.20, we clarify the loss in the IR images lucidity due to the addition of a thin
layer of IR oil on top of the chip. Due to the transfer of heat from one region to another
by the movement of liquid, thermal convection interferes with the IR radiation and
results in equivocal IR images. Whereas, the IR image captured by our setup is lucid, as
the camera perspicuously captures the IR radiation. Importantly, an equivocal IR image
negatively impacts the spatial thermal gradient analysis as the thermal contour maps10
and histograms establish. As shown, the oil causes the spatial thermal gradient analysis
to appear different from the case of doing the measurements without oil. This leads
to ambiguous vision for designers regarding the potential spatial thermal gradients that
may occur during operation. In this particular scenario within Figure 7.20, we measure
a 7◦C variation in terms of the maximum gradient. However, this may be higher when
stressing more cores as the latter further heats up the oil.




𝑮 𝒄    ∶  𝐺𝑟𝑎𝑑𝑖𝑒𝑛𝑡 𝑜𝑓 𝑃𝑖𝑥𝑒𝑙 𝑐 
𝑰 𝒄     ∶  𝐼𝑡𝑒𝑛𝑠𝑖𝑡𝑦 𝑜𝑓 𝑃𝑖𝑥𝑒𝑙 𝑐 
𝑵        ∶  𝑁𝑜𝑟𝑚𝑖𝑙𝑖𝑧𝑎𝑡𝑖𝑜𝑛 𝐹𝑎𝑐𝑡𝑜𝑟 
𝑾 𝒆𝒊 ∶  𝑊𝑒𝑖𝑔ℎ𝑡𝑖𝑛𝑔 𝐹𝑎𝑐𝑡𝑜𝑟 𝑖𝑛𝑣𝑒𝑟𝑠𝑒 
𝐸𝑢𝑐𝑙𝑖𝑑𝑒𝑎𝑛 𝑑𝑖𝑠𝑡𝑎𝑛𝑐𝑒 𝑜𝑓 𝑐, 𝑒𝑖 
C𝑢𝑟𝑟𝑒𝑛𝑡 𝑃𝑖𝑥𝑒𝑙 𝑐        𝐸𝑛𝑣𝑖𝑟𝑜𝑛𝑚𝑒𝑛𝑡 𝑃𝑖𝑥𝑒𝑙 𝑒𝑖 
Figure 7.18: Spatial thermal gradient calculation
7.3.4.3 Impact of Inaccurate Thermal Analysis on Reliability
Spatial thermal gradients result in a temperature variation within a small distance. This
causes identical circuits within a component (e.g., SRAM cells of CPU cache) have dis-
tinct characteristics, which degrades the entire reliability. One of the key reasons behind
deploying thermal setups is enabling designers to accurately estimate the reliability re-
quirements of their systems. In the following, we investigate for the first time under
high accurate gradients maps extracted from lucid thermal images how such a variation
of 7◦C in estimating the maximum spatial thermal gradient – that comes from applying
the oil during measurements– significantly impacts the reliability analysis.
To this end, 22 nm SRAMs operating at Vdd = 0.8 V have been studied through our
proposed reliability estimation in Chapter 3. SRAMs have been employed as a represen-
tative example due to their total chip area that may reach up to 70% [123]. The three
10Thermal contour is a means to represent the thermal gradients where the absolute temperature
difference between two lines is the same
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Our Setup (lucid IR images) 
Figure 7.19: Measured IR images along with the corresponding spatial thermal
gradient maps of Intel 22 nm octa-core chip under different scenarios of running an
intense workload on two particular cores
key reliability metrics of SRAM cells (SNM , RAT , Qcrit) have been in this analysis
explored. Details regarding these metrics have been earlier presented in Section 1.2.
As shown in Figure 7.22(a), the temperature rise shifts the SNM distribution to the
left resulting in lower resiliency against noise. A similar behavior can also be observed
in Figure 7.22(b) which shows how a temperature increase noticeably makes the SRAMs
more susceptible to radiation. In Figure 7.22(c), the temperature rise shifts the RAT
distribution to the right making SRAMs slower.
As it can be noticed, a thermal variation of 7◦C increases the RAT by 4%, on average,
and thus there is a need for operating the SRAMs at 4% lower frequency to avoid time
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Figure 7.20: Adding a layer of oil on top of the measured chip losses the captured IR
images its lucidity, due to the thermal convection, which jeopardizes the spatial thermal
gradient analysis
violations. In other words, estimating inaccurately the potential spatial thermal gra-
dients, that might be generated during operation, would make some SRAMs not meet
their timing constraints.
When aging analysis comes into play, the aforementioned problem of incorrectly esti-
mating reliability is exacerbated. In Figure 7.21, we illustrate the jeopardy of a 7◦C
mis-measurement on overestimating the impact that aging effects may have on the tran-
sistors reliability (i.e. aging-induced threshold voltage increase (∆VTH)) as well as the
SRAMs reliability. We employed in this analysis our presented reliability estimation in
Chapter 3 that takes both BTI and HCID into account.
As shown, inaccurate thermal analysis during testing may lead to overestimate the
impact of aging on, for instance, RAT by 16% and thus the chip will be later sold with
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Figure 7.21: Impact of state-of-the-art inaccurate thermal analysis on incorrectly
estimating aging for a lifetime of 10 years
a 16% lower frequency than what is actually needed to avoid time violations that will
not, anyway, occur during runtime.
All in all, having lucid thermal images allows designers to accurately explore the ther-
mal characteristics of on-chip systems (i.e. peak on-chip temperatures, spatial thermal
gradients, etc.) and thus correctly estimating their reliability.
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Figure 7.22: Impact of a thermal mis-measurement (as the case for current state-of-
the-art thermal setups) of 7◦C on the key reliability aspects of 22nm SRAMs and how it
noticeably alters the SRAMs characteristics (i.e. their resiliency against failures). Such
a variation comes as a result from analyzing the spatial thermal gradient based on IR
images captured when a thin layer of oil (1mm) is applied on top of the chip during
measurements.
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7.4 Summary of Our Thermal Investigation
Technology scaling has made temperature concerns one of the fundamental challenges
that faces designers due to their negative impact on reliability. Towards understand-
ing the thermal characteristics in modern chips, real-time thermal measurements are
substantially needed to provide an accurate thermal analysis. Our thermal setup em-
ploying an IR camera enabled us to quantify the stability and error of conventional
thermal analysis methods. We demonstrated that the on-chip thermal diode sensor is
not sufficient in studying the chip temperature and the thermal difference between its
reading and the peak FPGA temperature can reach up to 20◦C. We also showed that
the dominant part of thermal hot spots comes from the memory interface when target-
ing FPGA-based embedded processors. Based on our observation that different cache
configurations result in different memory access rates affecting the thermal behavior, we
proposed a thermal cache model linking cache miss rates with FPGA die temperature.
This model exhibits an average maximum error of 0.64◦C. Additionally, we introduced
a novel methodology of building an IR transparent cooling system enabling thermal
cameras to directly capture thermal images of ASIC-based multicore processors. The
proposed RAMA technique overcomes the drawbacks of the state-of-the-art liquid-based
cooling (i.e. compatibility and complexity). Our evaluation showed that the proposed
setup is capable to keep the chip’s temperature in a safe range under intense compu-
tational stress scenarios. Finally, our analysis established that the proposed setup can





The relentless technological pressures on the semiconductor industries to massively in-
crease the number of transistors per chip caused so-called of nano-CMOS era, where
transistor feature sizes are in the nanometer scale. In spite of the superior improvements
in multiple facets such as performance that the nano-CMOS era brought, the reliability
of on-chip systems has been seriously jeopardized. Thus, Technology Roadmaps have
predicted that conventional constraints such as cost may be overtaken by reliability con-
cerns [35]. Aging effects and soft errors, that were until recently not critical for the
everyday embedded on-chip systems, became at the forefront of these concerns due to
their momentous ability to cause failures in the underlying hardware. As a result, the
susceptibility of current and upcoming embedded on-chip systems to such threats has
been magnified. Unfortunately, this runs counter to the growing need of most state-of-
the-art on-chip systems where maintaining reliability during the entire lifetime cannot
be easily scarified. As a matter of fact, on-chip temperatures play an essential role in
intensifying the susceptibility of circuits to a wide range of reliability degradations, as
was discussed in Chapter 1. Therefore, accurately investigating the thermal characteris-
tics of on-chip systems is substantial to explore the deleterious effects that the generated
temperatures at runtime may have in the short as well as long terms and thus accurate
thermal analysis is prerequisite to design reliable on-chip systems.
Hence, this thesis presents different techniques to increase the reliability of embedded
on-chip systems with respect to aging effects, soft errors and temperature-dependent
behavior. Our techniques tackle different abstraction levels: from the device/circuit
(Chapter 3) to multi-cores (Chapter 7) level through the microarchitectural (Chapters 4
and 5) level. Evaluations of the proposed techniques were conducted through simulations
and partially through implementations on hardware platforms.
First, we developed a new reliability estimation that presents one step by combining
the simultaneous effects of multiple aging mechanisms examining their interdependen-
cies from the physical level, in order to derive a probability of failure as a meaningful
reliability abstraction, yet sufficiently accurate for system-level designers enabling them
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to compromise between cost of the chip and its reliability and to additionally expose
the most susceptible parts to aging in their systems. Afterwards, the developed reliabil-
ity estimation has been employed to investigate the reliability of register file within an
embedded on-chip system under bare-metal workloads as well as conforming workloads.
Akin to the computational intensity that comes from targeting conforming workloads,
the latter imposed to not employ conventional software/simulation-based techniques.
For that purpose, a novel real-time hardware-based technique has been implemented in
an FPGA platform enabling us to explore the impact that several parallel applications
along with an operating system may have on aging effects. This, in turn, makes con-
necting the system level (where applications are run) and the physical level (where aging
effects are originated) feasible, towards grasping how workloads drive aging.
Our proposed RISB technique increases the reliability of SRAM-based register file com-
ponents of microprocessors with respect to aging effects and it employs our developed
reliability estimation to evaluate the effectiveness. Unlike current techniques aiming to
increase the resiliency of SRAM cells within register files against aging effects, where all
registers are tackled in the same manner, RISB proposes a selective strategy to consider
that different access patterns of individual registers have an important affect on the
effectiveness of the aging mitigation technique.
For embedded systems under tight constraints, where area, performance, power and
reliability cannot be easily compromised, our RESI technique tackles the challenge of
increasing the register file reliability with respect to soft errors (both SBUs and MBUs)
along with a light impact on overheads. It additionally mitigates the aging effects within
the SRAM cells of the register file. The experimental results demonstrated that RESI
reduces the register file vulnerability against soft errors and it achieves a high system
fault coverage under different scenarios.
The reason behind the focus on the register file microarchitectural component when
increasing the reliability of embedded on-chip systems is due to its high utilization
(i.e. it is very repeatedly accessed) which makes failures due to aging effects or soft errors
may rapidly spread from there throughout the entire computational system. Thus, the
register file is recognized as one of the critical components when it comes to reliability.
On the other hand, for circumventing the lack of information of thermal characteristics
in modern processors, real-time thermal measurements are intrinsically needed. There-
fore, we present RAMA which is a novel technique for IR-transparent cooling enabling
thermal cameras to perspicuously capture the chip’s thermal images. RAMA overcomes
the drawbacks of the state-of-the-art liquid-based cooling in order to provide lucid IR
thermography of multi-cores on-chip systems. In addition to the right thermal setup,
we show for the first time in how far critical circuit characteristics for reliability are
correlated with temperature. If the thermal setup would not be as accurate as the one
presented within this thesis, reliability would be incorrectly estimated.
In all aspects, it is shown that capturing lucid thermal images has a significant impact
on accurately estimating reliability.
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8.2 Current Limitations and Future Work
Another key reliability challenge due to the smallness of the transistor feature sizes has
already been reported to be a severe issue, namely Random Telegraph Noise (RTN) [32].
It is expected to be one of the major difficulties to maintain reliable operations in scaled
SRAMs due to its strong ability to induce random VTH fluctuations. Additionally, tech-
nology scaling has exceeded the tolerances of equipment used to manufacture semicon-
ductor circuits [160], resulting in ever increasing fluctuation in the dopant concentrations
which, in turn, leads to further fluctuations in the VTH of transistors. RTN and Random
Dopant Fluctuation (RDF) besides aging phenomena (e.g., NBTI, PBTI and HCID) will
make reliability become unaffordably expensive due to the inevitable need for wider and
wider safety margins. This will open the door for developing new hardware/software
co-design techniques towards acquiring reliable embedded on-chip systems in the scope
of the tight cost constraints (e.g., performance, power, etc.).
On the other hand, an important research that can be based upon the presented re-
liability estimation within this thesis, is to broaden the scope of analyzing the SRAM
cells reliability through studying other kinds of structures/designs besides the typical
6-T SRAM, that has been targeted in this work, such as 8-T SRAM cells and others.
Finally, supporting circuits of SRAM cells such as sense amplifiers may also suffer from
aging effects which, in turn, contribute to additional degradations in the reliability of the
entire SRAM cell as the likelihood, that the SRAM cell unreliably operates, increases
(i.e. when the supporting circuits age, the SRAM cell becomes slower and/or less re-
silience to noise resulting in failures due to timing violations and/or data corruption,
respectively). Therefore, investigating the aging effects in both SRAM cell as well as its
supporting circuits through our proposed reliability estimation in Chapter 3 provides
the designers with a more clear version of how SRAM-based components (e.g., register





9.1.1 Parameters of Equations
λ SRAM duty cycle
Λ transistor duty cycle
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9.1.2 Material Structures
Crystalline materials have regular structures unlike the amorphous materials as Fig-
ure 9.1, taken from [19], illustrates. Some SiO2 rings are bigger and some of them are
smaller compared to the crystalline structure. Such variations may make breaking some
bonds easier than others due to the less required activation energy.
=O2  =Si 
 
 
Figure 9.1: Crystalline and amorphous structure of the SiO2. The figures are from [19]
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9.1.3 Breaking and Healing Si−H Bonds
The described interface traps generation in Section 3.3.1 can be expressed as follows [116,
D3]:
Si−H Bonds Dissociation:
Si−H + h+ −−⇀↽− Si+ + H
H + H −−⇀↽− H2
Si−H h+−−→ Si···H
Si···H −−→ Si+ + H
Si+ + H −−→ Si···H
Si···H −−→ Si−H + h+
Si−H Bonds Healing:
2 Si+ + H2 −−→ 2(Si−H) + 2 h
+
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9.2 Conforming Workloads Analysis
The employed applications in the experiments of our hardware-based technique presented
in Section 6.4.1.2 are: basicmath, bitcount, qsort, susan, crc, fft, adpcm, jpeg, dijkstra,
gsm, patricia and stringsearch from the MiBench Benchmark Suite [27].
When exploring the impact of conforming workloads on aging effects the following sce-
narios of executing multiple simultaneous applications in parallel on top of the Linux 2.6
OS have been examined as follows:
Parallel (2) basicmath, bitcount
Parallel (3) basicmath, bitcount qsort
Parallel (4) basicmath, bitcount, qsort, susan
Parallel (5) basicmath, bitcount, qsort, susan, crc
Parallel (6) basicmath, bitcount, qsort, susan, crc, fft
Parallel (7) basicmath, bitcount, qsort, susan, crc, fft, adpcm
Parallel (8) basicmath, bitcount, qsort, susan, crc, fft, adpcm, jpeg
Parallel (9) basicmath, bitcount, qsort, susan, crc, fft, adpcm, jpeg,
dijkstra
Parallel (10) basicmath, bitcount, qsort, susan, crc, fft, adpcm, jpeg,
dijkstra, gsm,
Parallel (11) basicmath, bitcount, qsort, susan, crc, fft, adpcm, jpeg,
dijkstra, gsm, patricia
Parallel (12) basicmath, bitcount, qsort, susan, crc, fft, adpcm, jpeg,
dijkstra, gsm, patricia, stringsearch
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